Lectures


Lecture notes will be posted here the day before the lecture.
 

Lecture

Lecture Notes

Lecture 1: (Mano 1.1)

Course Overview (ppt file) (PDF file)

Lecture 2: (Mano 1.2, 1.3)

Number Systems  (ppt file) (PDF file)

Lecture 3: (Mano 1.4, 1.5, 1.6)

More Number Systems (ppt file)(PDF file)

 

Lecture 4: (Mano 1.6, 1.7, 1.8)

Number Codes and Registers (ppt file)(PDF file)

 

Lecture 5: (Mano 1.9, 2.1, 2.2, 2.3)

Boolean Algebra (ppt file)(PDF file)

 

Lecture 6: (Mano 2.4, 2.5)

More Boolean Algebra (ppt file)(PDF file)

 

Lecture 7: (Mano 2.6, 2.7)

More Logic Functions: NAND, NOR, XOR (ppt file)(PDF file)

 

Lecture 8: (Mano 3.1)

Minimization with Karnaugh Maps (ppt file)(PDF file)

 

Lecture 9: (Mano 3.2, 3.5)

More Karnaugh Maps and Don’t Cares (ppt file)(PDF file)

 

Lecture 10: (Mano 3.2, 3.5)

See Lecture 9 Notes

 

Lecture 11: (Mano 3.4, 3.6 up to NOR implementation, 3.8)

NAND and XOR Implementations (ppt file)(PDF file)

 

Lecture 12: (Mano 4.1, 4.2)

Circuit Analysis Procedure (ppt file)(PDF file)

 

Lecture 13: (Mano 4.3)

Combinational Design Procedure (ppt file)(PDF file)

 

Lecture 14: (Mano 4.4 excluding Carry Propagation)

Binary Adders and Subtractors (ppt file)(PDF file)

 

Lecture 15: (Mano 4.7, 4.10)

Magnitude Comparators and Multiplexers (ppt file)(PDF file)

 

Lecture 16: (Mano 4.7, 4.10)

See Lecture 15 Notes

 

Lecture 17: (Mano 4.8, 4.9)

Encoders and Decoders (ppt file)(PDF file)

 

Lecture 18: (Mano 4.8, 4.9)

See Lecture 17 Notes

 

Lecture 19: (Mano 5.1, 5.2)

Sequential Circuits: Latches (ppt file)(PDF file)

 

Lecture 20: (Mano 5.3)

Sequential Circuits: Flip flops (ppt file)(PDF file)

 

Lecture 21: (Mano 5.4 excluding analysis with J-K and T flip flops)

Analyzing Sequential Circuits (ppt file)(PDF file)

 

Lecture 22

See Lecture 21 Notes

 

Lecture 23: (Mano 5.7 up to Synthesis Using J-K Flip-Flops)

Finite State Machine Design Procedure (ppt file)(PDF file)

 

Lecture 24

See Lecture 23 Notes

 

Lecture 25: (Mano 5.6)

State Reduction and Assignment (ppt file)(PDF file)

 

Lecture 26: (Mano 6.1, 6.2)

Shift Registers (ppt file)(PDF file)

 

Lecture 27: (Mano 6.3 up to BCD ripple counter, 6.4 excluding BCD counter)

Counters (ppt file)(PDF file)

 

Lecture 28: (Reading: Timing Analysis)

Timing Analysis (ppt file)(PDF file)

Lecture 29

See Lecture 28 notes

 

Lecture 30: (Mano 7.1, 7.2, except Memory Description in HDL, Types of Memories. 7.3 up to Coincident Decoding)

Random Access Memory (RAM) (ppt file)(PDF file)

 

Lecture 31: (Mano 7.5)

Read Only Memory (ROM) (ppt file)(PDF file)

 

Lecture 32: (Mano 9.7 up to Hazards in Sequential Circuits)

Hazards  (ppt file)(PDF file)

 

Lecture 33: (Class Handout)

Arithmetic Logic Unit (ALU)  (ppt file)(PDF file)

Lecture 34

Datapath Analysis  (ppt file)(PDF file)

Lecture 35

See Lecture 34 notes

Lecture 36

Engineering Research Center (PDF file)

Lecture 37: (Mano 8.1, 8.2, 8.3, up to Timing Considerations)

Register Transfer Level (ppt file)(PDF file)

Lecture 38: (Mano 7.7, 7.8)

Programmable Logic (ppt file)(PDF file)

Lecture 39

Introduction to Electrical Engineering

Lecture 40

Introduction to Computer Engineering (ppt file)(PDF file)

Lecture 41

Final Exam Review

 


This site is maintained by Jian Liang

. Your comments and suggestions are welcome. Last updated – 12/8/2003