ENGIN 112

Intro to Electrical and Computer Engineering

Lecture 25 State Reduction and Assignment



- ° Important to minimize the size of digital circuitry
- Analysis of state machines leads to a state table (or diagram)
- In many cases reducing the number of states reduces the number of gates and flops
 - This is not true 100% of the time
- In this course we attempt state reduction by examining the state table
- ^o Other, more advanced approaches, possible
- Reducing the number of states generally reduces complexity.



Try two different solutions.

ENGIN112 L25: State Reduction and Assignment

October 31, 2003

State Transition Diagram Solution A



ENGIN112 L25: State Reduction and Assignment

Solution A, circuit derivation









 $OUT = PS_1 PS_0$

Output depends non only on PS but also on input, IN



What's the *intuition* about this solution?

Edge detector timing diagrams



- Solution A: output follows the clock
- Solution B: output changes with input rising edge and is asynchronous wrt the clock.

FSM Comparison

Solution A

Moore Machine

- output function only of PS
- ° maybe more state
- synchronous outputs
 - no glitching
 - one cycle "delay"
 - full cycle of stable output

Solution B

Mealy Machine

- ° output function of both PS & input
- ° maybe fewer states

asynchronous outputs

- if input glitches, so does output
- output immediately available
- output may not be stable long enough to be useful:



FSM Recap



Both machine types allow one-hot implementations.

^o State Reduction:

Motivation:

lower cost

- fewer flip-flops in onehot implementations
- possibly fewer flipflops in encoded implementations
- more don't cares in next state logic
- fewer gates in next state logic

Simpler to design with extra states then reduce later.





Moore machine

State Reduction

- [°] "Row Matching" is based on the state-transition table:
- If two states
 - have the same output and both transition to the same next state
 - or both transition to each other
 - or both self-loop
 - then they are equivalent.
- Combine the equivalent states into a new renamed state.
- Repeat until no more states are combined

NS		output
x=0	x=1	
S0	S1	0
S1	S2	1
S2	S1	0
	N x=0 S0 S1 S2	NS x=0 x=1 S0 S1 S1 S2 S2 S1

State Transition Table

- ° Merge state S2 into S0
- ° Eliminate S2
- New state machine shows same I/O behavior

State Transition Table						
	NS		output			
PS	x=0	x=1				
<u>S0</u>	S0	S1	0			
S1	S1	S 0	1			

Example: Odd parity checker.



Row Matching Example



State Transition Table						
	NS		output			
PS	x=0	x=1	x=0	x=1		
а	а	b	0	0		
b	С	d	0	0		
С	а	d	0	0		
d	е	f	0	1		
е	а	f	0	1		
f	g	f	0	1		
g	а	f	0	1		



Reduced State Transition Diagram



State Reduction

 The "row matching" method is not guaranteed to result in the optimal solution in all cases, because it only looks at pairs of states.



- Another (more complicated) method guarantees the optimal solution:
- "Implication table" **method**:

See Mano, chapter 9.

(not responsible for chapter 9 material)

- Option 1: Binary values
 - ° 000, 001, 010, 011, 100 ...
- ° Option 2: Gray code
 - ° 000, 001, 011, 010, 110 ...
- Option 3: One hot encoding
 - One bit for every state
 - ° Only one bit is a one at a given time
 - For a 5-state machine
 00001, 00010, 00100, 01000, 10000

State Transition Diagram Solution B



ENGIN112 L25: State Reduction and Assignment

- ^o Important to create smallest possible FSMs
- ° This course: use visual inspection method
- ° Often possible to reduce logic and flip flops
- ° State encoding is important
 - One-hot coding is popular for flip flop intensive designs.

