
# **ENGIN 112**

# **Intro to Electrical and Computer Engineering**

# Lecture 23 Finite State Machine Design Procedure




- <sup>o</sup> Design of systems that input flip flops and combinational logic
- ° Specifications start with a word description
- ° Create a state table to indicate next states
- Convert next states and outputs to output and flip flop input equations
  - Reduce logic expressions using truth tables
- ° Draw resulting circuits.



# Lots of opportunities for interesting design


#### **Concept of the State Machine**



# **Designing Finite State Machines**

- Specify the problem with words
  - ° (e.g. Design a circuit that detects three consecutive 1 inputs)
- Assign binary values to states
- Develop a state table
- Use K-maps to simplify expressions
  - Flip flop input equations and output equations
- <sup>°</sup> Create appropriate logic diagram
  - Should include combinational logic and flip flops

#### **Example: Detect 3 Consecutive 1 inputs**



- State S<sub>0</sub> : zero 1s detected
- State S<sub>1</sub> : one 1 detected
  - State S<sub>2</sub> : two 1s detected
- State S<sub>3</sub> : three 1s detected

Fig. 5-24 State Diagram for Sequence Detector

- ° Note that each state has 2 output arrows
- Two bits needed to encode state

# **State Table for Sequence Detector**

Present	Input	Next	0
State	Input	State	Output
A B	Х	A B	У
0 0	0	0 0	0 0
0 0	1	0 1	0
0 1	0	0 0	0 。
0 1	1	1 0	0
1 0	0	0 0	0
1 0	1	1 1	0 0
1 1	0	0 0	1
1 1	1	1 1	1

- Sequence of outputs, inputs, and flip flop states enumerated in state table
- Present state indicates current value of flip flops
- Next state indicates state after next rising clock edge
- Output is output value on current clock edge

°  $S_0 = 00$  °  $S_2 = 10$ 

# Finding Expressions for Next State and Output Value

- Create K-map directly from state table (3 columns = 3 K-maps)
- Minimize K-maps to find SOP representations
- <sup>o</sup> Separate circuit for each next state and output value




Fig. 5-25 Maps for Sequence Detector

# **Circuit for Consecutive 1s Detector**





Fig. 5-26 Logic Diagram of Sequence Detector

### **Concept of the State Machine**

#### Example: Odd Parity Checker

Assert output whenever input bit stream has odd # of 1's



State Diagram

Present State	Input	Next State	Output			
Even	0	Even	0			
Even	1	Odd	0			
Odd	0	Odd	1			
Odd	1	Even	1			
Symbolic State Transition Table Present State Input   Next State Output						
0	0	0	0			
0	1	1	0			
1	0	1	1			
1	1	0	1			
Encoded State Transition Table						


- Note: Present state and output are the same value
  - ° Moore machine


#### **Concept of the State Machine**

Example: Odd Parity Checker

**Next State/Output Functions** 

NS = PS xor PI; OUT = PS





Mealy Machine: Output is associated with the state transition


- Appears <u>before</u> the state transition is completed (by the next clock pulse).

Moore Machine: Output is associated with the state


-Appears <u>after</u> the state transition takes place.

# **Step 1. Specify the problem**

- Deliver package of gum after 15 cents deposited
- □Single coin slot for dimes, nickels
- □No change
- Design the FSM using combinational logic and flip flops



#### State Diagram




#### **State Encoding**


How many flip-flops are needed?

Present State	Inputs	Next State	Output
$Q_1  Q_0$	D N	$D_1 D_0$	Open
0 0	0 0	0 0	0
	0 1	0 1	0
	1 0	1 0	0
	1 1	ХХ	Х
0 1	0 0	0 1	0
	0 1	1 0	0
	1 0	1 1	0
	1 1	ХХ	Х
1 0	0 0	1 0	0
	0 1	1 1	0
	1 0	1 1	0
	1 1	ХХ	Х
1 1	0 0	1 1	1
	0 1	1 1	1
	1 0	1 1	1
	1 1	ХХ	Х
		l	

# **Determine F/F implementation**



### **Minimized Implementation**



Vending machine FSM implementation based on D flip-flops(Moore).

- Finite state machines form the basis of many digital systems
- ° Designs often start from clear specifications
- <sup>°</sup> Develop state diagram and state table
- <sup>o</sup> Optimize using combinational design techniques
- <sup>o</sup> Mealy or Moore implementations possible
  - Can model approach using HDL.

