Lab 3 RLE Compression using Verilog and Functional Verification using Simulation Lab due date: TBA Big picture Lab Overview Resource files ModelSim tutorial Required files RLE RLE testbench Readings: Lecture + Lab Details slides