

The thickness of the obtained accumulation layer is $\approx 10 \text{ nm}$.

Capacitance is $C = \frac{\epsilon_{ox}}{t_{ox}}$ \rightarrow permittivity of SiO_2

thickness of the oxide

$$\epsilon_{ox} = \epsilon_{\text{SiO}_2} \times \epsilon_0$$

* Derivation of the thickness of the accumulation layer

Poisson equation $\Rightarrow -\frac{d^2 V(x)}{dx^2} = \frac{\rho}{\epsilon_{si}} = +\frac{q}{\epsilon} (p - n + Nd - Na)$

equilibrium.
$$p(x) = p_{p0} \exp\left(\frac{-qV(x)}{k_B T}\right) = Na \exp\left(\frac{-qV(x)}{k_B T}\right)$$

$$n(x) = n_{p0} \exp\left(\frac{qV(x)}{k_B T}\right) = \frac{n_i^2}{Na} \exp\left(\frac{qV(x)}{k_B T}\right)$$

Far from the surface $V(x \rightarrow \infty) = 0$.

in the hole accumulation layer formed we assume $n \ll p$; $Nd \ll Na$.

$$-\frac{d^2 V(x)}{dx^2} = +\frac{q}{\epsilon} Na \left[\exp\left(\frac{qV(x)}{k_B T}\right) - 1 \right]$$

Also we assume that p_{p0} ; the hole concentration is greater than the hole concentration due to doping.
 $p \gg Na$.

$$+ \frac{d^2 V(x)}{dx^2} \approx - \frac{q N_A}{\epsilon} \exp\left(-\frac{q V(x)}{k_B T}\right)$$

we can integrate this equation if we multiply by $2 \frac{dV(x)}{dx}$

$$\Rightarrow 2 \frac{dV(x)}{dx} \frac{d^2 V(x)}{dx^2} = \frac{2 q N_A}{\epsilon} \exp\left(-\frac{q V(x)}{k_B T}\right) \frac{dV(x)}{dx}$$

$$\Rightarrow \frac{d}{dx} \left(\frac{dV}{dx} \right)^2 = 2 \frac{N_A k_B T}{\epsilon} \frac{d}{dx} \left[\exp\left(-\frac{q V(x)}{k_B T}\right) \right]$$

we integrate $\int_x^{x_{acc}}$ with x_{acc} thickness of the layer
 $\epsilon(x=x_{acc}) = V(x=x_{acc}) = 0$
 neutrality.

$$\epsilon^2(x) = \frac{2}{L_D^2} \left(\frac{k_B T}{q} \right)^2 \left[\exp(-q \beta V(x)) - 1 \right]$$

with $L_D = \sqrt{\frac{\epsilon k_B T}{q^2 N_A}} ==$ Debye length.

Definition of Debye length = distance in semiconductor over which local electric field affects distribution of free charge carriers.

$L_D \rightarrow$ of concentration \uparrow

see textbook p 172-173 for the derivation of $V(x)$ from $E(x)$. $\left[\begin{array}{l} BC \Rightarrow V(x_{ac}) = 0 \\ V(0) = V_s \end{array} \right.$

\Rightarrow after calculations

$$\left[\begin{array}{l} V(x) = -\frac{k_B T}{q} \ln \left[\frac{1}{\cos^2 \left[\alpha - \frac{x}{\sqrt{2} L_D} \right]} \right] \\ \alpha = \cos^{-1} \left(\exp \left(\frac{q V_s}{2 k_B T} \right) \right) \end{array} \right.$$

$$V(x_{ac}) = 0 \Rightarrow x_{ac} = \sqrt{2} L_D \cos^{-1} \left(\exp \left(\frac{q V_s}{2 k_B T} \right) \right)$$

V_s is in practice very small even for large V_0 .
 $\Rightarrow x_{ac}$ is small. Since the hole concentration is an exponential function of the potential, the charge density increases rapidly close to the surface.
 \Rightarrow surface charge


So $\Rightarrow C = \frac{\epsilon_{ox}}{t_{ox}}$ is a good approximation.

~~surface~~

③ Depletion

If a small positive bias is applied to the gate $V_G > 0$, holes near the silicon surface are repelled by the gate.

A negative charge appears due to the acceptor dopant atoms.



- A positive charge appears at the gate/oxide interface \Rightarrow Surface charge
- At the oxide/silicon interface, it appears a depletion region which extends into the silicon from $x=0$ to $x=x_d$.
- * The potential in the depletion region is solution of the Poisson equation.

$$\frac{d^2V(x)}{dx^2} = -\frac{P}{\epsilon} = -\frac{q}{\epsilon} (\rho - N_A) = -\frac{q}{\epsilon} N_A \left[\exp\left(\frac{-qV(x)}{k_B T}\right) - 1 \right]$$

Near the interface $n \ll N_a$; (exponential term is small since the potential is positive)

$$\Rightarrow \frac{d^2 V(x)}{dx^2} = \frac{q N_a}{\epsilon} \Rightarrow \text{depletion approximation}$$

B.C $\Rightarrow V(x_d) = 0$; $\left. \frac{dV(x)}{dx} \right|_{x=x_d} = 0$

$$\Rightarrow \boxed{V(x) = \frac{q N_a}{2\epsilon} (x - x_d)^2}$$

surface potential $\boxed{V_s = V(x=0) = \frac{q N_a x_d^2}{2\epsilon}}$

$$\Rightarrow \boxed{x_d = \sqrt{\frac{2\epsilon V_s}{q N_a}}}$$

* "the depletion charge" between $x=0$; $x=x_d$ is equal to

"depletion capacitance" $\boxed{Q_d = -q N_a x_d = -\sqrt{2q\epsilon N_a V_s}}$
 $\boxed{C_{dp} = \epsilon / x_d}$

* [the gate voltage, V_G , == potential drop across the oxide + potential variation in the semiconductor.

$$\boxed{V_G = V_s + V_{ox} = V_s - \frac{Q_d}{C_{ox}}}$$

$$\boxed{C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}}$$

* Capacitance of the structure is:

$$C = \frac{dQ_G}{dV_G} = -\frac{dQ_d}{dV_G} = -\frac{dQ_d}{d\left(-\frac{Q_d}{C_{ox}} + V_s\right)} = -\frac{dQ_d/dV_s}{d\left(-\frac{Q_d}{C_{ox}} + V_s\right)/dV_s}$$

$$C = \frac{C_0 C_{ox}}{C_0 + C_{ox}} = \frac{1}{\frac{1}{C_{ox}} + \frac{1}{C_0}} \Rightarrow \left[C_D = -\frac{dQ_D}{dV_s} = \frac{\epsilon}{x_d} \right] \text{ with}$$

* C can also be expressed in function of the gate voltage:

$$V_G = -\frac{Q_d}{C_{ox}} + V_s = \frac{q N_a x_d}{C_{ox}} + \frac{q N_a}{2\epsilon} x_d^2$$

$$\Rightarrow x_d = -\frac{\epsilon}{C_{ox}} + \sqrt{\left(\frac{\epsilon}{C_{ox}}\right)^2 + \frac{2\epsilon V_G}{q N_a}}$$

since

$$C_D = \frac{\epsilon \psi'}{x_d}$$


$$\Rightarrow C = \frac{C_{ox}}{\sqrt{1 + \frac{2 C_{ox}^2 V_G}{q N_a \epsilon}}}$$

④ Inversion

if a large positive voltage is applied $V_G > 0$,
 the surface potential V_s will continue to increase,
 according to the following relation:

$$\left\{ \begin{array}{l} p(x=0) = N_a \exp\left(\frac{-qV_s}{k_B T}\right) \text{ majority carriers.} \\ n(x=0) = \frac{n_i^2}{N_a} \exp\left(\frac{qV_s}{k_B T}\right) \text{ minority carriers} \end{array} \right.$$

$p \searrow$ and $n \nearrow$



The surface concentration of e^- and holes are equal.

$$n(0) = p(0) = n_i \text{ if } (E_i = E_F) \text{ at } x=0.$$

Since $\left\{ \begin{array}{l} n = n_i \exp(\beta(E_F - E_i)) \\ p = n_i \exp(-\beta(E_F - E_i)) \end{array} \right\}$ $V_s = \frac{k_B T}{q} \ln \left(\frac{N_a}{n_i} \right)$

\Rightarrow we then get. at $V_s = V_F$

$$\left[N_a \exp\left(-\frac{q V_F}{k_B T}\right) = \frac{n_i^2}{N_a} \exp\left(\frac{q V_F}{k_B T}\right) \right] (*)$$

Above if ~~the~~ V_s is increased further

~~the~~ $n(0)$ becomes equal to $p_{po} = N_a$ which is the original concentration of hole in silicon.

\Rightarrow


$$N_a = \frac{n_i^2}{N_a} \exp\left(\frac{q V_p}{k_B T}\right)$$

(*)

$$N_a \exp\left(-\frac{q V_F}{k_B T}\right) = \frac{n_i^2}{N_a} \exp\left(\frac{q(V_p - V_F)}{k_B T}\right)$$

Using (*) $\Rightarrow V_p = V_F = V_F \Rightarrow V_p = 2V_F$

finally we get



The inversion layer is rich in electrons, and therefore, it is a good conductor.

The MOS capacitor consists then of two conducting electrodes, the metal gate and the inversion layer.

As in the case of accumulation, the capacitance of the MOS is once again equal to C_{ox} .

* When an inversion layer is formed e^- are really majority carriers at the surface.

The thickness of the inversion layer remains very small if V_G increases, the electron charge in the layer can be considered as surface charge, as in the case of accumulation, the e^- charge in the inversion layer depends exponentially on the surface potential $Q_{inv} \sim \exp\left(\frac{qV_s}{kT}\right)$.

We suppose that $V_s = 2V_F$ when an inversion layer is present [if $V_G \nearrow$ V_s increases only slightly above $2V_F$]

The depth of the depletion region is given by

$$x_{dmax} = \sqrt{\frac{4\epsilon V_F}{qN_a}}$$

⑤ Threshold voltage

it is the voltage V_G that must be applied to form an inversion layer.

$$V_G = V_s + \frac{Q_G}{C_{ox}}$$

Q_G is the positive charge at the gate electrode.

~~$V_G = V_s + \frac{Q_G}{C_{ox}}$~~

~~take $Q_G = \dots$~~

In practice, the flat-band voltage must be added for "non-ideal" threshold voltage:

$$V_G = V_{FB} + V_s + \frac{Q_G}{C_{ox}} \quad \text{and} \quad Q_G = -(Q_D + Q_{inv})$$

We get

$$V_G = V_{FB} + V_S - \left(\frac{Q_{cd} + Q_{inv}}{C_{ox}} \right)$$

with $[Q_{cd} = -qN_A x_{dt} = -\sqrt{2q\epsilon N_A V_S}]$

* in the depletion regime $Q_{inv} = 0$ $0 \leq V_S \leq 2V_F$

$$V_G = V_{FB} + V_S + \frac{\sqrt{2\epsilon q N_A V_S}}{C_{ox}}$$

* in the inversion regime $Q_{inv} \neq 0$ $V_S > 2V_F$

$$V_G = V_{FB} + V_S + \frac{\sqrt{2\epsilon q N_A V_S}}{C_{ox}} - \frac{Q_{inv}}{C_{ox}} \equiv V_T - \frac{Q_{inv}}{C_{ox}}$$

where $V_T = V_{FB} + V_S + \frac{\sqrt{2\epsilon q N_A V_S}}{C_{ox}}$ Threshold Voltage.

Remark The flat band potential can be affected by the presence of charge in the oxide or oxide/semiconductor interface.

if Q_i is the charge at the surface and ρ_{ox} is the charge density distributed within the oxide.

Then the flat band voltage becomes-

$$V_{FB} = V_{NS} - \frac{Q_i}{C_{ox}} - \frac{1}{\epsilon_{ox}} \int_0^{t_{ox}} x \rho_{ox}(x) dx$$

charge density in the oxide

charge at oxide/semi interface

already defined as


$$V_{NS} = V_M - \left(\chi + \frac{E_g}{2} + V_B \right)$$

* The actual calculation of the flatband voltage is further complicated by the fact that charge can move within the oxide. Also the charge at the oxide/semi. due to surface states depends on the position of the Fermi energy.


6) Summary

Charges in the MOS structure


Flat band





Accumulation






Depletion $-Q_G = Q_d$




$-Q_G = Q_d + Q_{inv}$



$V_G = 1V$



semi-classical



$U(eV)$ - semi-classical.

