

The MOS Capacitor

MOS = Metal-Oxide-Semiconductor

(or MIS = Metal-Insulator-Semiconductor)

- Most used device in VLSI technology [Si/SiO₂]
- Oxide thickness typically from 5-50 nm
- Oxide is an amorphous material

① Structure and Principle of operation




Fig 16.1

Definition

- For a P-type SC, we talk about nMOS capacitor (it is related to the concept of inversion layer)
- For a N-type SC \rightarrow pMOS capacitor.


In the following we consider a nMOS capacitor

4 mode of operation

flat-band, accumulation, depletion, inversion.

(a) "Unbiased" junction

The energy band diagram of the SC is flat



In the ideal case, charge would flow across the insulator so that E_{Fn} and E_{Fs} would line-up and the difference V_{ms} between metal and sc workfunction would ~~be~~ vanish.


$$qV_{ms} = W_n - W_s = W_n - \left(\chi + \frac{E_g}{2} + qV_0 \right) = 0$$

p-type sc

In practice the ideal situation is never achieved (very long time).

The application of a small bias V_{FB} , is required to line-up the Fermi-level. Its value is given by the non-vanishing V_{ms} .

⇒ we obtain a flat-band regime



③ Biased junction

we consider 3 different regime


$V_G < 0$	$0 < V_G < V_T$	$V_T < V_G$
Accumulation	Depletion	Inversion

$V_T =$ threshold voltage

$V_G =$ Gate voltage.

the "0" is ~~from~~ relative from the flat-band regime.


Accumulation



Negative charges on the gate attracts holes from the substrate to the interface.


The structure behaves like parallel-plate capacitor. The hole form an accumulation layer

Depletion



positive charges on the gate repels the holes from the interface \Rightarrow creation of a depletion layer containing the ionized acceptors

Inversion




if the potential increases, minority carriers (electrons) will be accumulated at the interface oxide/Si and form the so-called inversion layer

this charge increases exponentially with the surface potential

② Accumulation

a negative bias is applied to the metal gate / the Silicon substrate is grounded.



The thickness of the obtained accumulation layer

is $\sim 10\text{nm}$.

Capacitance is

$$C = \frac{\epsilon_{ox}}{t_{ox}}$$

ϵ_{ox} → permittivity of oxide
 t_{ox} → thickness of oxide

$$\epsilon_{ox} = \epsilon_{SiO_2} \epsilon_0$$

ϵ_0 ↑ vacuum

In order to derive the thickness of the accumulation layer, the electric field and electrostatic potential variation in the semiconductor we need to solve the following equation:

Poisson equation

$$\left[\frac{dE}{dx} = \frac{\rho}{\epsilon_{si}} = \frac{q}{\epsilon_{si}} (p - n + N_d - N_A); \quad E = -\frac{dV}{dx} \right]$$

charge density

$$A60 \quad \begin{cases} p(x) = p_{p0} \exp\left(-\frac{qV}{k_B T}\right) = N_A \exp\left(-\frac{qV(x)}{k_B T}\right) \\ n(x) = n_{p0} \exp\left(\frac{qV}{k_B T}\right) = \frac{n_i^2}{N_A} \exp\left(\frac{qV(x)}{k_B T}\right) \end{cases}$$

⇒ self-consistent problem between p, n, V

Approximation if we suppose hole accumulation layer:

$$n \ll p \quad \text{and} \quad N_d \ll N_A \quad \text{and also we assume} \quad p \gg N_A$$

$$\Rightarrow +\frac{d^2V}{dx^2} \approx \frac{qN_A}{\epsilon} \exp\left(-\frac{qV(x)}{k_B T}\right)$$

It is a non-linear equation but it is still possible to integrate - After calculation we get:

$$E(x) = \frac{2}{L_D^2} \left| \frac{k_B T}{q} \right|^2 \left[\exp\left(\frac{-qV(x)}{k_B T}\right) - 1 \right]$$

with $L_D = \sqrt{\frac{\epsilon k_B T}{q^2 N_A}}$ Debye length

\Rightarrow distance in semiconductor over which local electric field affects the distribution of free carriers. $L_D \rightarrow$ if concentration $N_A \uparrow$.

we can also get other calculations.

$$V(x) = -\frac{k_B T}{q} \ln \left[\frac{1}{\cos^2 \left[\alpha - \frac{x}{\sqrt{2} L_D} \right]} \right]$$


$$\alpha = \cos^{-1} \left(\exp\left(\frac{qV_s}{2k_B T}\right) \right)$$

$$V(x_{acc} = 0) \Rightarrow x_{acc} = \sqrt{2} L_D \cos^{-1} \left(\exp\left(\frac{qV_s}{2k_B T}\right) \right)$$

V_s (surface potential) is in practice very small, even for large $V_G \Rightarrow x_{acc}$ is small; since $q(x)$ increases exponentially in function of potential, $q(x)$ increases rapidly close to surface.

③ Depletion

a small positive voltage is applied to the gate $V_G > 0$.
holes are repelled by the gate and a negative charge
appears due to the acceptor doping atoms.



The potential in the depletion region is solution of the

Poisson equation.
$$\frac{d^2V(x)}{dx^2} \approx \frac{qNA}{\epsilon_{si}}$$
 (using the depletion approximation $p \ll NA$)

The Boundary conditions are $V(x_d) = 0$ $\frac{dV(x)}{dx} \Big|_{x_d} = 0$

$$\Rightarrow V(x) = \frac{qNA}{2\epsilon_i} (x - x_d)^2$$

Surface potential is

$$V_s = V(x=0) = \frac{qNA}{2\epsilon_i} x_d^2$$

$$\Rightarrow x_d = \sqrt{\frac{2\epsilon_i V_s}{qNA}}$$

* The depletion charge between $0 \leq x \leq x_d$ is equal to $Q_d = -qNAx_d = -\sqrt{2q\epsilon_i NA V_s}$

The depletion capacitance is then

$$\Rightarrow C_d = \frac{\epsilon_i}{x_d} = \frac{d|Q_d|}{dV_s}$$

* The gate voltage V_G ~~is~~ is also equal to

$$V_G = V_s + V_{ox} = V_s + \frac{Q_d}{C_{ox}}$$

↑
potential drop
in the oxide.

$$Q_G = -Q_d$$

$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$

The capacitance of the structure is:


$$C = \frac{dQ_G}{dV_G} = -\frac{dQ_D}{dV_G} = -\frac{dQ_d}{d(-\frac{Q_d}{C_{ox}} + V_s)} = \frac{-dQ_d/dV_s}{d(-\frac{Q_d}{C_{ox}} + V_s)/dV_s}$$

$$\Rightarrow \left[C = \frac{C_D C_{ox}}{C_D + C_{ox}} = \frac{1}{\frac{1}{C_{ox}} + \frac{1}{C_D}} \right]$$

④ Inversion: if a larger positive voltage is applied ~~to~~ the surface potential V_s will continue to increase according to the relation.

$$\begin{cases} n(x=0) = N_A \exp\left(\frac{-qV_s}{k_B T}\right) & \text{minority carriers} \\ p(x=0) = \frac{n_i^2}{N_A} \exp\left(\frac{qV_s}{k_B T}\right) & \text{majority carriers} \end{cases}$$

p ↓ and n ↑ at the surface.



Let us study 2 limiting cases:

(i) * if surface concentration of e^- and h^+ are equal.

$$n(0) = p(0) = n_i \Rightarrow \text{if } \underline{\underline{E_i = E_F}} \text{ at } x=0.$$

~~Surface concentration~~ \Rightarrow $qV_s = qV_F = k_B T \ln \left(\frac{N_A}{n_i} \right)$

$n(0) = p(0)$ gives also the following relation.

$$N_A \exp \left(\frac{qV_F}{k_B T} \right) = \frac{n_i^2}{N_A} \exp \left(\frac{qV_F}{k_B T} \right) \quad (*)$$

(ii) if V_G increases further.

$n(0)$ becomes equal to $n_{p0} = N_A$ which is the original concentration of hole (majority carriers) in the Silicon.

$$n(0) = N_A$$

$$\Rightarrow N_A = \frac{n_i^2}{N_A} \exp\left(\frac{qV_s}{k_B T}\right) \cdot \exp\left(\frac{-qV_f}{k_B T}\right)$$

$$N_A \exp\left(\frac{-qV_f}{k_B T}\right) = \frac{n_i^2}{N_A} \exp\left(\frac{q(V_s - V_f)}{k_B T}\right)$$


was (*)

$$\frac{n_i^2}{N_A} \exp\left(\frac{qV_f}{k_B T}\right)$$

$$\Rightarrow V_s - V_f = V_f \Rightarrow \boxed{V_s = 2V_f}$$

($\Rightarrow n(0) = N_A$)

Summary finally we get



- The inversion layer is rich in electrons, and therefore, it is a good conductor.
- When an inversion layer is formed e^- are the majority carriers at the surface. The thickness of the inversion layer remains very small if V_G increases. The e^- charge can be considered as surface charge, and depends exponentially of the surface potential.

* The MOS capacitor consists then of two conducting electrodes, the metal gate and the inversion layer.

As in the case of accumulation, the capacitance of the MOS is ~~is~~ equal to C_{ox} .

In the inversion regime,

the depth of the depletion region is given by

$$x_{dmax} = \sqrt{\frac{4 \epsilon V_F}{q N_A}}$$


since if $V_G \uparrow$, V_s increases only slightly above $2V_F$.

~~5) Threshold voltage~~


~~it is the voltage V_G that must be applied to form an inversion layer.~~

⑤ Changes in the MOS structure

Flat-band




Accumulation




$-Q_G = Q_{acc}$

Depletion




$-Q_G = Q_d$

Inversion



$-Q_G = Q_d + Q_{inv}$

|Charge in semiconductor|
in absolute value.



① Threshold Voltage

It is the voltage V_G that must be applied at the gate to form an inversion layer.

We know that $V_G = V_s + V_{ox}$ $V_{ox} = \frac{Q_G}{C_{ox}}$

Q_G is the positive charge of the gate electrode.

In practice, the flat-band voltage must be added for "non-ideal" threshold voltage.

$$V_G = V_{FB} + V_s + \frac{Q_G}{C_{ox}}$$

Let us consider $Q_G = -(Q_d + Q_{ox})$

with $Q_d = -q N_A x_d = -\sqrt{2 q \epsilon N_A V_s}$

$\text{if } 0 \leq V_s \leq 2V_F$

Depletion regime $Q_{inv} \leq 0$

$$V_G = V_{FB} + V_s + \frac{\sqrt{2\epsilon_s q N_A V_s}}{C_{ox}}$$

$\text{if } V_s > 2V_F$

Inversion regime $Q_{inv} > 0$

$$V_G = V_{FB} + V_s + \frac{\sqrt{2\epsilon_s q N_A V_s}}{C_{ox}} - \frac{Q_{inv}}{C_{ox}}$$

at $V_s = 2V_F$

$V_G = V_T$ threshold voltage

$$\Rightarrow V_T = V_{FB} + 2V_F + \frac{\sqrt{4\epsilon_s q N_A V_F}}{C_{ox}}$$

equivalent to 17.1a with both

$V_G = IV$

