Lab 4: HW/SW Compression and Decompression of the Captured Image

Objectives:

- Understand how to leverage the FPGA based hardware acceleration in an SoC design.
- Understand how communication is achieved between the FPGA fabric and the ARM hard core processor system (HPS) in an SoC board
- Understand how to add new components to an existing QSYS design to implement new functionalities

Tools:

- 1. Quartus Prime Hardware design and compilation
 - a. **QSYS** For adding new components (PIOs) to the given design which facilitate communication between ARM HPS and Verilog RLE
- 2. Altera Monitor Program Used for compiling, loading and debugging your program (image capture, B&W conversion, transfer image to RLE, decompression, compression ratio display) for ARM HPS on the DE1-SoC board

Detailed Procedure:

In Quartus Prime

- 1. For this lab, you shall modify the HW/SW files provided in lab 2 to implement new functionalities. You can either re-download the files from the website or re-use the files in your lab 2 directory.
- 2. Launch Quartus Prime, open the DE1_SoC_With_D5M QPF file present in the verilog folder. Download the FIFO buffer (rle_fifo_8_24.v) from the course website. Add the RLE that you designed and the FIFO buffer to your project. Open the Computer_System.qsys in QSYS.
- 3. Add eight new Parallel Inputs/Outputs (PIOs) for the connections described in the slides (follow the same order). The PIO component can be found in the Library window of the QSYS. Rename each PIO to the names given in the slide below. The information in the round brackets is to tell you whether the signal is input or output. **Don't assign the base address after adding each PIO.** Base address assignment must be done after adding and making the necessary connections.

Signals in Block Structure (To be added in QSYS)

RESULT_READY_PIO (Input)

 Indicates that there is an encoded data segment in the FIFO. Note that this signal is active low since it is tied to the FIFO empty output.

- RLE_FLUSH_PIO (Output)
 - Used at the end of the bit-stream. RLE produces the final encoded data segment immediately with the last counting bit value.
- RLE_RESET (Output)
 - Signal for initializing RLE encoder. Assert and de-assert at the beginning of the program.
- IDATA_PIO[23:0] (Input)
 - Input ports to receive the encoded data.
 - 1 bit for bit ID, 23 bits for representing number of bits.
- ODATA_PIO[7:0] (Output)
 - Output ports to send original bit-stream. Data is sent in 8-bit segments.
- FIFO_IN_FULL_PIO (Input)
 - Indicates FIFO is full. Sending picture data stream should wait until this signal is de-asserted.
- FIFO_IN_WRITE_REQ_PIO (Output)
 Asserted to write bit-stream segment to FIFO in buffer. FIFO stores input data when this signal is asserted.
- FIFO OUT READ REQ PIO (Output)
 - Asserted when ARM wishes to read from the FIFO out. FIFO produces next data from the buffer when this signal is asserted.
- 4. Make sure that each PIO has the correct parameters. Set the direction to input or output in relation to the ARM core, and set the bit-width to match the bit-width of the signal. For example, ODATA_PIO is an 8-bit output.
- 5. In the external_connection Conduit row, find the export column and double click to export the signal. The default name used for exporting should be the PIO name followed by _external_connection. For example, ODATA_PIO corresponds to odata_pio_external_connection.

📰 System Conte	nts 🖾 Address Map 🕮 I	nterconnect Requirements 🛛 🕄	- 5 🗆	Parameters 🛛	- 🗗 🗖		
	System: Computer_System Pa	th: ODATA_PIO	System: Computer_System Path: ODATA_PIO				
Name Description			Export	PIO (Parallel I/O) altera_avalon_pio			
	s1 external connection	Avalon Memory Mapped Slave	Double-click to export	* Basic Settings			
	RLE_RESET dk reset s1 external_connection DATA_PIO dk	PIO (Parallel I/O) Clock Input Reset Input Avalon Memory Mapped Slave Conduit PIO (Parallel I/O) Clock Input	Double-click to export Double-click to export Double-click to export rle_reset_external_connection Double-click to export	Width (1-32 bits): 8 Direction: Bidir Input Input Output Output Output	E		
	reset s1 external_connection	Avalon Memory Mapped Slave Conduit	Double-click to export Double-click to export idata_pio_external_connection	Cutput Register Enable individual bit setting/clearing			
	dk reset s1 external_connection IFO_IN_FULL_PIO	Clock Input Clock Input Avalon Memory Mapped Slave Conduit PIO (Parallel I/O)	Double-click to export Double-click to export Double-click to export odata_pio_external_connection				
• ۲۰۰۰ ۴۰ ۳	r⊮ ¶ Current filter:		Double-click to evolut	Interrupt Generate IRQ			

6. Connect each PIO to the clock signals, reset signals, and HPS-FPGA lightweight bridge as in the following screenshot.

- a. clk-System_PLL.sys_clk
- b. reset System_PLL.reset_clk and ARM_A9_HPS.h2f_reset
- c. s1 ARM_A9_HPA.h2f_lw_axi_master



7. You will see a number of errors in the messages segment relating to address overlaps. Fix these errors by selecting Assign Base Addresses in the System menu.



	windowed_slave	Avalon Memory Mapped Slave	Double-click to export	[clock]	0xff80_0000	0xffff_ffff		
	expanded_master	Avaion Memory Mapped Master	Double-click to export	[clock]				
	RESULT_READY_PIO	PIO (Parallel I/O)						
•• • • • • • • • • • • • • • • • • • • •	dk	Clock Input	Double-click to export	System_PL				
	reset	Reset Input	Double-click to export	[clk]				
	\$1	Avalon Memory Mapped Slave	Double-click to export	[dk]		1b00_0000x0		
00	external_connection	Conduit	result_ready_pio_exter					
	RLE_FLUSH_PIO	PIO (Parallel I/O)						
•• • • • • • • • • • • • • • • • • • • •	dk	Clock Input	Double-click to export	System_PL				
	reset	Reset Input	Double-click to export	[clk]				
	\$1	Avalon Memory Mapped Slave	Double-click to export	[dk]	# 0x0000_00c0	0x0000_00cf		
	external_connection	Conduit	rle_flush_pio_external					
	RLE_RESET	PIO (Parallel I/O)						
••• •••	dk	Clock Input	Double-click to export	System_PL				
	reset	Reset Input	Double-click to export	[clk]				
	\$1	Avalon Memory Mapped Slave	Double-click to export	[dk]		0x0000_00bf		
0 · · · ·	external_connection	Conduit	rle_reset_external_con					
	IDATA_PIO	PIO (Parallel I/O)						
•• • • • • • • • • • • • • • • • • • • •	dk	Clock Input	Double-click to export	System_PL				
	reset	Reset Input	Double-click to export	[clk]				
	\$1	Avalon Memory Mapped Slave	Double-click to export	[dk]	# 0x0000_00a0	0x0000_00af		
	external_connection	Conduit	idata_pio_external_con					
	DIATA_PIO	PIO (Parallel I/O)						
•• • • • • • • • • • • • • • • • • • • •	dk	Clock Input	Double-click to export	System_PL				
	reset	Reset Input	Double-click to export	[clk]				
	s1	Avalon Memory Mapped Slave	Double-click to export	[dk]		0x0000_009f		
00	external_connection	Conduit	odata_pio_external_co					
	E FIFO_IN_FULL_PIO	PIO (Parallel I/O)						
••• •••	dk	Clock Input	Double-click to export	System_PL				
	reset	Reset Input	Double-click to export	[clk]				
	s1	Avalon Memory Mapped Slave	Double-click to export	[dk]		0x0000_008f		
00	external_connection	Conduit	fifo_in_full_pio_external.					
	FIFO_IN_WRITE_REQ.	PIO (Parallel I/O)						
	dk	Clock Input	Double-click to export	System_PL				
	reset	Reset Input	Double-click to export	[dk]				
	\$1	Avalon Memory Mapped Slave	Double-click to export	[dk]		0x0000_007f		
00	external_connection	Conduit	fifo_in_write_req_pio_e					
	FIFO_OUT_READ_RE	PIO (Parallel I/O)						
I ← ↔ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	dk	Clock Input	Double-click to export	System_PL				
• • • · · · · · · · · · · · · · · · · ·	reset	Reset Input	Double-click to export	[clk]				
	s1	Avalon Memory Mapped Slave	Double-click to export	[dk]		0x0000_001f		
6-0	external_connection	Conduit	fifo_out_read_req_pio					



8. Add the wires necessary to connect your modules to each other and the ARM core in your toplevel DE1_SoC_With_D5M.v file.

🍃 Qua	rtus Prime Lite Edition - C:/altera_lite/DE1-SoC_	With_D5M/verilog/D	1_SoC_	With_D5M - DE1_S	oC_With_D5M		A DESCRIPTION OF A DESC			
File	Edit View Project Assignments Processing	j Tools Window	Help							
roject l	lavigator 🔬 Hierarch	y ▼≡₽₽×	🗇		DE1_SoC_With_D5M.v*		Compilation Report - DE1_SoC_With_D5M	×		
Entity:Instance				🔲 📅 🏗 💷	: 🖪 🗗 🔁 🌒 👅 🔀 🏭 📃 -					
🔥 Cy	clone V: 5CSEMA5F31C6		354	output	HPS_USB_STP;					
⊳ abc u	DE1_SoC_With_D5M 📥		356	//======	TTPE declarations					
			358	// REG/W			-			
			359	wire	[31: 0] hex3 hex0:					
			361	wire	[15: 0] hex5_hex4;					
			363	assign HE	x0 = ~hex3_hex0[_6: 0];					
			364	assign HE assign HE	EX1 = ~hex3_hex0[14: 8]; EX2 = ~hex3 hex0[22:16]:					
			366	assign HE	$x_3 = -hex_3 hex_0[30:24];$					
			368	assign HE	$x_{5} = -hex_{5}hex_{14}; 8];$					
			369	wire	[11: 0] CCD DATA:					
•	m	*	371	accian	(CD DATA[0] = (DTO 1[12])					
asks	Compilation	• = □ ₽ ×	373	assign	$CCD_DATA[1] = GPIO_1[13];$					
	Task	💧 Time 🖍	374	assign	CCD_DATA[2] = GPIO_1[11]; CCD_DATA[3] = GPIO_1[10]:					
×	🔺 🕨 Compile Design	00:51:43	376	assign	$CCD_DATA[4] = GPIO_1[9];$					
1	a 🕨 Analysis & Synthesis	00:09:58	378	assign	$CCD_DATA[6] = GPIO_1[7];$					
	Edit Settings		379	assign	CCD_DATA[7] = GPIO_1[6]; CCD_DATA[8] = GPIO_1[5]:					
	View Report		381	assign	$CCD_DATA[9] = GPIO_1[4];$					
 	Analysis & Elaboration		383	assign	$CCD_DATA[10] = GPI0_1[5],$ $CCD_DATA[11] = GPI0_1[1];$					
	Partition Merge		384	wire [7:0	FIED IN ODATA:					
	Netlist Viewers		386	wire FIFO	_IN_READ_REQ;					
	Design Assistant (Post-Mapping)		388	wire [23:	0] RLE_OUT;					
			389	wire RLE_ wire FIFO	_DONE;)_OUT_FULL:					
itatus 🛄 🗗 🗙			391	wire [7:0	ODATA_PIO;					
	Module % Progress	Time	393	wire FIFO	_IN_FULL_PIO;					
Ull Compilation 100% 00:51:43			394	wire RLE_ wire [23:	FLUSH_PIO; 0] IDATA_PIO:					
Anarysis & Synthesis 100% 00:09:58			396	wire RESU	JLT_READY_PIO;					
As	sembler 100% 00:00:5	8	398	wire RLE_	RESET;					
Tim	eQuest Timing Analyzer 100% 00:04:5	9	399	//			=			
			401	// Struc	tural coding					
			11							

Instantiate your Verilog modules in your top-level DE1_SoC_With_D5M.v file. Connect each input or output of each module to the appropriate wire.

	402	//
	403	
	404	male and all machine(
	404	Erle_enc rle_machine(
in I	405	
ib l	100	Contraction of the second s
	406	.rst(RLE_RESEI),
	407	recy ready('ETEO IN EMPTY).
	400	
	408	.send_ready(!FIFO_OUT_FULL),
- 1	409	.in data(FIFO IN ODATA).
	410	and of stream(PLE_FLUE)
- 1	410	.end_or_stream(REE_FLOSH_PIO),
	411	.out data(RLE OUT).
	412	rd reg(ETEO TN READ REO)
- 1	412	.1 d_1 eq(F1F0_1N_KEAD_KEQ);
	413	.wr_reg(RLE_DONE)
- 1	414).
	44.5	,,
	415	
- 1	416	
- 1	417	
- 1	417	
- 1	418	□RLE_FIFO_8_256 FIFO_send(
- 1	419	acTr (RLE RESET)
- 1	420	
- 1	420	. dala(ODATA_PIO),
- 1	421	.rdclk(CLOCK_50),
	422	rdrog(ETEO TN PEAD REO)
- 1	422	.T di eq(FIFO_IN_READ_REQ),
- 1	423	.wrclk(CLOCK_50),
	424	wrreg(ETEO IN WRITE REO PTO).
- 1	455	
- 1	425	.q(FIFO_IN_ODATA),
	426	.wrfull(FIFO IN FULL PIO).
	427	rdompty(FIFO IN EMPTY)
- 1	427	.idempty(FIFO_IN_EMPITY)
	428);
	429	
- 1	420	
- 1	430	
- 1	431	ERLE_FIFO_24_256 FIFO_recv(
	432	aclr (PLE PESET)
	432	.acti (KLE_KESET),
_	433	.data(RLE_OUT),
~	434	rdclk(clock 50).
<u> </u>	455	ndnog(ETEC OUT DEAD DEC DTO)
_	455	.rdred(FIFO_001_READ_REQ_PIO),
- 1	436	.wrclk(CLOCK_50).
- 1	137	WEREQUELE DONE)
- 1	130	· WI EQUALE_DONE),
- 1	438	.q(IDATA_PIO),
_	439	wrfull(ETEO OUT EULL)
- 1	440	
	440	. T dempty(RESULT_READY_PIO)
	441);
- 1	442	
	444	

10. Add the PIO connections that you added in QSYS to the system in your top-level file. The template for these connections can be found in QSYS – Generate – Show Instantiation Template.

Quartis Prime Diezonom - Charlena inet Denside, mini Down - Dez Sole mini Down	
File Edit View Project Assignments Processing Tools Window Help 🗣	
Project Navidar A Berarchy 📲 🗐 🖉 x 💠 DE1_Soc_With_DSM v 🖸 🏠 Compliation Report - DE1_Soc_With_DSM	r
Fothy instance	
Curdea U: SrSEMARSING 594 // SD Card	
595 . hps_10_dtg10_d	
590 .hpsio_bsio_sto_inst_D1 (HPS_50_bsio_inst_D1),	
598 .hps_io_phs_io_sdio_inst_C_KK (HPS_SD_CLK), 599 bns_io_sdio_inst_D2 (HPS_DD_CLK)	
600 .hpsio_hpsio_sdio_inst_D3 (HP5_SD_DATA[3]),	
601 602 // SPI	
603 hps_io_hps_io_spint_inst_CLK (HPS_SPIM_CLK)	
604 .hps_10_ptps_10_spininst_wiss (HPS_SPIN_WISS),	
606 .hps_io_spim1_inst_SSO (HPS_SPIM_SS),	
608 // UART	
609 .hps_io_hps_io_uart0_inst_X (HPS_UART_RX),	
Tasks Completion Tasks Completion Tasks	
Task () Tmm (614 .hps_io_hps_io_usbl_inst_D0 (HMS_USB_DATA[0]),	
1 hps_l0_tips_0_bit_10_usbl_inst_01 (hps_l0_tips_l0_t	
1 - boso boso -	
i = 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0	
Education 620 .hps_io_hps_io_usbl_inst_D6 (HPS_USB_DATA[6]), Wave Report 621 hps_io_hps_io_usbl_inst_D6 (HPS_USB_DATA[6]),	
7 Analysis & Emboration 622 https://doi.org/10.usbl_inst_CLK (HPS_USB_CLKQUT),	
 b Partition Mercae 623 hps_1o_ubp3_io_loss0_inst_USK_FP(HPS_USB_STP), b Partition Mercae 624 hps_io_ubp3_io_linst_DIR b Partition Mercae 	
Interist Vewers 625 .hps_io_hps_io_usb1_inst_NXT (HPS_USB_NXT),	
▷ Design Assistant (Post-Mapping)	
628result_ready_pio_external_connection_export (RESULT_READY_PIO), // result_ready_pio_external_connection.export	
States (30) .rle_reset_external connection_export (RLE_RESET), // rle_reset_external connection.export (IntE_RESET), // rle_reset_external connection.export	
Module & Process & Time 632	
Ful Completion 000% most at 634 .fifo_in_write_req_io_external_connection_export (FIP_IN_WRITE_REQ_FID), // Tio_in_write_req_io_external_connection.export	ort
Analysis & Synthesis 400% 00958 635 .fifo_out_read_req_pio_external_connection_export (FIFO_out_READ_REQ_PIO) // fifo_out_read_req_pio_external_connection.expo	ort
Fitter 000% 00.35.46 037);	
Assembler 1000 00 00 58 038 639	E
TimeQuest Timing Analyzer 1001 00.04.59 640 endmodulle	
041	*
	•

11. Compile your design.

In Altera monitor program

- 12. Download the header files (hps_soc_system.h, socal.h, hps.h) from the website and move them to your C code folder. These header files contain all the necessary functions required for communication between ARM HPS and the FPGA. Go through these files thoroughly.
- 13. Open the Altera Monitor Program and download the compiled system onto the board.
- 14. In your C code, you will need to communicate with the RLE hardware. To do so, you will use the alt_write_byte(), alt_read_byte(), and alt_read_word() functions defined in socal.h. To write, the syntax is alt_write_byte(address, value). For the address, use ALT_FPGA_BRIDGE_LWH2F_OFST, defined in hps.h, as the offset for the base address of the lightweight bridge and add the base address of the device given in hps_soc_system.h. For example, to assert the FIFO read request signal, we would use the line

alt_write_byte(ALT_FPGA_BRIDGE_LWH2F_OFST + FIFO_OUT_READ_REQ_PIO_BASE, 1);

- 15. Modify the C code to do the following.
 - a. Preprocessing Convert the captured image to one-bit-per-pixel black and white representation before compression.
 - b. Communicate with the RLE hardware to perform compression. Store the resultant compressed image onto the SDRAM. Write a function in C to decompress the RLE-compressed image. Display the decompressed image along with the compression ratio.