

Lab 4: HW/SW Compression and Decompression of the Captured Image

Objectives:

- Understand how to leverage the FPGA based hardware acceleration in an SoC design.
- Understand how communication is achieved between the FPGA fabric and the ARM hard core processor system (HPS) in an SoC board
- Understand how to add new components to an existing QSYS design to implement new functionalities

Tools:

1. **Quartus Prime** – Hardware design and compilation
 - a. **QSYS** – For adding new components (PIOs) to the given design which facilitate communication between ARM HPS and Verilog RLE
2. **Altera Monitor Program** – Used for compiling, loading and debugging your program (image capture, B&W conversion, transfer image to RLE, decompression, compression ratio display) for ARM HPS on the DE1-SoC board


Detailed Procedure:

In Quartus Prime

1. For this lab, you shall modify the HW/SW files provided in lab 2 to implement new functionalities. You can either re-download the files from the website or re-use the files in your lab 2 directory.
2. Launch Quartus Prime, open the DE1_SoC_With_D5M QPF file present in the verilog folder. Download the FIFO buffer (rle_fifo_8_24.v) from the course website. Add the RLE that you designed and the FIFO buffer to your project. Open the Computer_System.qsys in QSYS.
3. Add eight new Parallel Inputs/Outputs (PIOs) for the connections described in the slides (follow the same order). The PIO component can be found in the Library window of the QSYS. Rename each PIO to the names given in the slide below. The information in the round brackets is to tell you whether the signal is input or output. **Don't assign the base address after adding each PIO.** Base address assignment must be done after adding and making the necessary connections.

Signals in Block Structure (To be added in QSYS)

- **RESULT_READY_PIO (Input)**
 - Indicates that there is an encoded data segment in the FIFO. Note that this signal is active low since it is tied to the FIFO empty output.
 - **RLE_FLUSH_PIO (Output)**
 - Used at the end of the bit-stream. RLE produces the final encoded data segment immediately with the last counting bit value.
 - **RLE_RESET (Output)**
 - Signal for initializing RLE encoder. Assert and de-assert at the beginning of the program.
 - **IDATA_PIO[23:0] (Input)**
 - Input ports to receive the encoded data.
 - 1 bit for bit ID, 23 bits for representing number of bits.
 - **ODATA_PIO[7:0] (Output)**
 - Output ports to send original bit-stream. Data is sent in 8-bit segments.
 - **FIFO_IN_FULL_PIO (Input)**
 - Indicates FIFO is full. Sending picture data stream should wait until this signal is de-asserted.
 - **FIFO_IN_WRITE_REQ_PIO (Output)**
 - Asserted to write bit-stream segment to FIFO in buffer. FIFO stores input data when this signal is asserted.
 - **FIFO_OUT_READ_REQ_PIO (Output)**
 - Asserted when ARM wishes to read from the FIFO out. FIFO produces next data from the buffer when this signal is asserted.
4. Make sure that each PIO has the correct parameters. Set the direction to input or output in relation to the ARM core, and set the bit-width to match the bit-width of the signal. For example, ODATA_PIO is an 8-bit output.
 5. In the external_connection – Conduit row, find the export column and double click to export the signal. The default name used for exporting should be the PIO name followed by _external_connection. For example, ODATA_PIO corresponds to odata_pio_external_connection.



6. Connect each PIO to the clock signals, reset signals, and HPS-FPGA lightweight bridge as in the following screenshot.

- a. clk – System_PLL.sys_clk
- b. reset – System_PLL.reset_clk and ARM_A9_HPS.h2f_reset
- c. s1 – ARM_A9_HPA.h2f_lw_axi_master

The screenshot displays the Connections window in the Quartus II IDE. The system is named 'Computer_System' and the path is 'ODATA_PIO.s1'. The connections window shows a grid of connections between various components. A tooltip is visible over the connection between 'ARM_A9_HPS.h2f_lw_axi_master' and 'ODATA_PIO.s1', showing associated clock and reset signals.

ARM_A9_HPS.h2f_lw_axi_master (start)
 AXI Master [altera_axi_master 15.1]
 Associated clock: ARM_A9_HPS.h2f_lw_axi_clock
 Associated reset: ARM_A9_HPS.h2f_reset


ODATA_PIO.s1 (end)
 Avalon Memory Mapped Slave [avalon_slave 15.1]
 Associated clock: ODATA_PIO.clk
 Associated reset: ODATA_PIO.reset

Avalon Memory Mapped Connection [avalon 15.1]
 arbitrationPriority: 1
 baseAddress: 0x0090
 defaultConnection: false

The Messages window at the bottom shows several warnings related to address overlaps:

Type	Path	Message
Warning	2 Warnings	
Warning	Computer_Sys	Master needs a minimum address width
Warning	Computer_Sys	Master needs a minimum address width
Info	16 Info Messages	


7. You will see a number of errors in the messages segment relating to address overlaps. Fix these errors by selecting Assign Base Addresses in the System menu.



Connections	Name	Description	Export	Clock	Base	End	IRQ	Tags	Opcode Name
	windows_slave	Avalon Memory Mapped Slave	Double-click to export	[clock]	0x0000_0000	0x0000_000f			
	expanded_master	Avalon Memory Mapped Master	Double-click to export	[clock]					
	F2M_Mem_Window...	Address Span Extender	Double-click to export						
	clk	Clock Input	Double-click to export	System_PL1_0 [clk]					
	reset	Reset Input	Double-click to export	[clock]					
	windows_slave	Avalon Memory Mapped Slave	Double-click to export	[clock]	0x0000_0000	0x0000_000f			
	expanded_master	Avalon Memory Mapped Master	Double-click to export	[clock]					
	RESULT_READY_PIO	PIO (Parallel I/O)	Double-click to export	System_PL1_0 [clk]	0x0000_0000	0x0000_000f			
	clk	Clock Input	Double-click to export	[clock]					
	reset	Reset Input	Double-click to export	[clock]					
	s1	Avalon Memory Mapped Slave	Double-click to export	[clock]	0x0000_0000	0x0000_000f			
	external_connection	Conduit	Double-click to export						
	RLE_FLUSH_PIO	PIO (Parallel I/O)	Double-click to export	System_PL1_0 [clk]	0x0000_0000	0x0000_000f			
	clk	Clock Input	Double-click to export	[clock]					
	reset	Reset Input	Double-click to export	[clock]					
	s1	Avalon Memory Mapped Slave	Double-click to export	[clock]	0x0000_0000	0x0000_000f			
	external_connection	Conduit	Double-click to export						
	RLE_RESET	PIO (Parallel I/O)	Double-click to export	System_PL1_0 [clk]	0x0000_0000	0x0000_000f			
	clk	Clock Input	Double-click to export	[clock]					
	reset	Reset Input	Double-click to export	[clock]					
	s1	Avalon Memory Mapped Slave	Double-click to export	[clock]	0x0000_0000	0x0000_000f			
	external_connection	Conduit	Double-click to export						
	IDATA_PIO	PIO (Parallel I/O)	Double-click to export	System_PL1_0 [clk]	0x0000_0000	0x0000_000f			
	clk	Clock Input	Double-click to export	[clock]					
	reset	Reset Input	Double-click to export	[clock]					
	s1	Avalon Memory Mapped Slave	Double-click to export	[clock]	0x0000_0000	0x0000_000f			
	external_connection	Conduit	Double-click to export						
	ODATA_PIO	PIO (Parallel I/O)	Double-click to export	System_PL1_0 [clk]	0x0000_0000	0x0000_000f			
	clk	Clock Input	Double-click to export	[clock]					
	reset	Reset Input	Double-click to export	[clock]					
	s1	Avalon Memory Mapped Slave	Double-click to export	[clock]	0x0000_0000	0x0000_000f			
	external_connection	Conduit	Double-click to export						
	FIFO_IN_FULL_PIO	PIO (Parallel I/O)	Double-click to export	System_PL1_0 [clk]	0x0000_0000	0x0000_000f			
	clk	Clock Input	Double-click to export	[clock]					
	reset	Reset Input	Double-click to export	[clock]					
	s1	Avalon Memory Mapped Slave	Double-click to export	[clock]	0x0000_0000	0x0000_000f			
	external_connection	Conduit	Double-click to export						
	FIFO_IN_WRITE_REQ...	PIO (Parallel I/O)	Double-click to export	System_PL1_0 [clk]	0x0000_0000	0x0000_000f			
	clk	Clock Input	Double-click to export	[clock]					
	reset	Reset Input	Double-click to export	[clock]					
	s1	Avalon Memory Mapped Slave	Double-click to export	[clock]	0x0000_0000	0x0000_000f			
	external_connection	Conduit	Double-click to export						
	FIFO_OUT_READ_RE...	PIO (Parallel I/O)	Double-click to export	System_PL1_0 [clk]	0x0000_0000	0x0000_000f			
	clk	Clock Input	Double-click to export	[clock]					
	reset	Reset Input	Double-click to export	[clock]					
	s1	Avalon Memory Mapped Slave	Double-click to export	[clock]	0x0000_0000	0x0000_000f			
	external_connection	Conduit	Double-click to export						

Screenshot of QSYS before generating the design (Pay attention to the base addresses)

8. Add the wires necessary to connect your modules to each other and the ARM core in your top-level DE1_SoC_With_D5M.v file.




- Instantiate your Verilog modules in your top-level DE1_SoC_With_D5M.v file. Connect each input or output of each module to the appropriate wire.

```

402 //-----
403
404   rle_enc rle_machine(
405       .clk(CLOCK_50),
406       .rst(RLE_RESET),
407       .recv_ready(!FIFO_IN_EMPTY),
408       .send_ready(!FIFO_OUT_FULL),
409       .in_data(FIFO_IN_ODATA),
410       .end_of_stream(RLE_FLUSH_PIO),
411       .out_data(RLE_OUT),
412       .rd_req(FIFO_IN_READ_REQ),
413       .wr_req(RLE_DONE)
414   );
415
416
417
418   RLE_FIFO_8_256 FIFO_send(
419       .aclr(RLE_RESET),
420       .data(ODATA_PIO),
421       .rdclk(CLOCK_50),
422       .rdreq(FIFO_IN_READ_REQ),
423       .wrclk(CLOCK_50),
424       .wrreq(FIFO_IN_WRITE_REQ_PIO),
425       .q(FIFO_IN_ODATA),
426       .wrfull(FIFO_IN_FULL_PIO),
427       .rdempty(FIFO_IN_EMPTY)
428   );
429
430
431   RLE_FIFO_24_256 FIFO_rcv(
432       .aclr(RLE_RESET),
433       .data(RLE_OUT),
434       .rdclk(CLOCK_50),
435       .rdreq(FIFO_OUT_READ_REQ_PIO),
436       .wrclk(CLOCK_50),
437       .wrreq(RLE_DONE),
438       .q(IDATA_PIO),
439       .wrfull(FIFO_OUT_FULL),
440       .rdempty(RESULT_READY_PIO)
441   );
442

```

- Add the PIO connections that you added in QSYS to the system in your top-level file. The template for these connections can be found in QSYS – Generate – Show Instantiation Template.



11. Compile your design.

In Altera monitor program

12. Download the header files (hps_soc_system.h, socal.h, hps.h) from the website and move them to your C code folder. These header files contain all the necessary functions required for communication between ARM HPS and the FPGA. Go through these files thoroughly.

13. Open the Altera Monitor Program and download the compiled system onto the board.

14. In your C code, you will need to communicate with the RLE hardware. To do so, you will use the `alt_write_byte()`, `alt_read_byte()`, and `alt_read_word()` functions defined in `socal.h`. To write, the syntax is `alt_write_byte(address, value)`. For the address, use `ALT_FPGA_BRIDGE_LWH2F_OFST`, defined in `hps.h`, as the offset for the base address of the lightweight bridge and add the base address of the device given in `hps_soc_system.h`. For example, to assert the FIFO read request signal, we would use the line

```
alt_write_byte(ALT_FPGA_BRIDGE_LWH2F_OFST + FIFO_OUT_READ_REQ_PIO_BASE, 1);
```

15. Modify the C code to do the following.

- Preprocessing - Convert the captured image to one-bit-per-pixel black and white representation before compression.
- Communicate with the RLE hardware to perform compression. Store the resultant compressed image onto the SDRAM. Write a function in C to decompress the RLE-compressed image. Display the decompressed image along with the compression ratio.