

ECE 332 – Embedded Systems Lab

Lab 3: RLE Compression using Verilog and Verification using Functional Simulation

Objectives

- Learn to write Verilog for a custom design
- Understand how to verify your design using functional simulation
- Learn to write Verilog test bench for your design


Run Length Encoding

- Takes data stream and records how many bits are the same
- Output the value of the bit and the number of iterations of that value
 - ID Value
 - Count Value

Run Length Encoding (Contd..)

- Input 8 Bit data stream segments
- Output 24 Bit data
- How does it work?
 - First bit ID Bit (0 or 1)
 - Count value 23 bits (Number of 0s or 1s)
- More of same value in sequence, more data is saved
- Worst Case Interchanging data (01010101.....)

Illustration



RLE Implementation


- Implemented using a state machine written in Verilog (provided)
 - Understand the state diagram (appendix)
 - State transitions provided
 - Fill in the commented sections

Functional Simulation

- Technique to verify the functionality of a hardware design (Design verification)
- Standard procedure followed in the industry before implementing in a target device
- Provide the inputs to your design and check the outputs to confirm functionality
- ModelSim from Mentor Graphics is a well known tool used in the industry

ModelSim – Functional simulation tool

- Two ways to perform the design verification
 - Set the inputs through wave editor and observe the outputs
 - Design a test bench for your design



Wave Editor in ModelSim


	• 😹 🖬 🛸 🍪 👗 🖻	b ≋ ⊇⊇∣⊄	- M = M		X & 1	4 📫 🖹	100 ps	E E E E M	i 💼 💼	. 1:0	1112	1 Layout	Simulate		Col	umnLayout	Default					g 43 •
n operation of the second of t	0 10 11 ALL #	N N + U	11 I I	Ltt	255	3+ - +6 - 1	Search:		•		Q Q 19 19			L L L	X•X ₪	×.						
Opcing Line Velocity L	m - Default				+ # *	Wave	- Default			12												
# ALWX9549 files # EQUET_PAPT OOD Peak_INTER # ALWX9549 files # EQUET_PAPT OOD Peak_INTER # ALWX9549 files # EQUET_PAPT OOD Peak_INTER # ALWX9549 files # EQUET_PAPT OOD Peak_INTER OOD				Value 14	And in case of the local data			Msgs														
• costintion • count_come 000 Percenter • count_come 000 Percenter • count_come	 #ALWAYS#29 #ALWAYS#64 #ASSIGN#158 	rle_enc rle_enc rle_enc	REQUEST_INPUT WAIT_INPUT COUNT_BITS	0001 0010 0011	Para Interi Para Interi Para Interi	ار چې پې پې چې	rle_enc/rst rle_enc/recv_re rle_enc/send_r	St0 St1 St1														
								11111111												11111111		
* sed_ray 511. Ink th in * ed_cf_steram 500 Met Dit * flame * Type (flamed) St * Now 4400 ps * ed_cf_steram 500 Met Dit * flame * ed_cf_steram 500 Met Dit	ASSIGN#161	rle_enc	WAIT_OUTPUT RESET_COUNT READ_INPUT clk rst	0110 0111 1000 St1 St0	Para Intern Para Intern Para Intern Net In Net In	■-☆ /(☆ /	rle_enc/out_data rle_enc/rd_req	stu z0000000000 St0 St0		x000000000	000000000000000000000000000000000000000	0	20000000	0000000000	00001				z00000	z000000000000	000000000000000000000000000000000000000	
			send_ready n_data end_of_stream out_data rd_req wr_req wr_reg wr_reg esses (Active)	St1 1111 St0 z0000 St0 St0 0 0	Net In Net In Net Out Net Out Net Out Regi Interi Regi Interi																	
ibrary × ™ Project ≈ Q sin d ►						200	and the second se		35	200 p	os	400 ps	60	0 ps	800	ps	1000	ps	120) ps	1400 ps	
							2000000000000															_
		<u> </u>						and a second	<u> </u>								_					
	brary × 😷 Project ×					Wave Wave	× rle_enc.v	×														
	anscript										W											
20> run																						

Test Bench

- Verilog wrapper module which does the following
 - Invokes the Design Under Test (DUT) RLE
 - Provides the inputs to the DUT
 - Formats the outputs suitable for viewing
- Verilog provides constructs such as procedural blocks and timing controls

Good source: <u>https://people.ece.cornell.edu/land/courses/ece5760/Verilog/LatticeTestbenchPrimer.pdf</u>

Test Bench Template



Summary

- To implement hardware for RLE
 - Encoding is done in Hardware (Verilog)
- Functional simulation
 - Verify the design by providing the input stimulus and observe the output using Verilog test bench

Appendix Signals and their Description

RLE Internal Signals

- reg rd_reg
 - connected to rd_req;
- reg wr_reg
 - Connected to wr_req;
- reg [22:0] bit_count
 - Stores number of same consecutive bit in bit stream
 - value_type represent bit ID
- reg value_type
 - Bit ID

RLE Internal Signals

- reg [7:0] shift_buf
 - Store 8 bit segment of bit stream comes from input side FIFO
 - Will be shifted out to calculate number of bits
- reg [3:0] shift_count
 - Current shift amount of shift_buf
- reg new_bitstream
 - Indicate new bit sequence is starting
 - Current encoded data segment is passed to output side FIFO

RLE Internal Signals


- reg [3:0] state
 - Represent State.
 - There are 9 states in total
- reg [3:0] next_state
 - Represent Next state

RLE Interface - Input

- input clk,rst
 - clk and reset
- input recv_ready
 - Connected with (!fifo_empty) of input side FIFO
- input send_ready
 - Connected with (!fifo_full) of output side FIFO
- input [7:0] in_data
 - Input data from input side FIFO
 - 8 bit segment of original bit stream
- input end_of_stream
 - Indicate the end of bit stream
 - Request flushing out the last segment

RLE Interface - Output

- output [23:0] out_data
 - Output data to output side FIFO
 - [23] has bit ID, [22:0] has bit counting value
- output rd_req
 - Read request for input side FIFO
- output wr_req
 - Write request for output side FIFO



RLE State in detail

INIT

- Initialize registers
- REQUEST_INPUT
 - Assert rd_req signal to FIFO by setting rd_reg
 - FIFO takes rd_req signal at next clock
- WAIT_INPUT
 - 1 cycle stall is needed
 - De-assert rd_req by setting rd_reg
- READ_INPUT
 - FIFO provides valid data after taking rd_req
 - shift_buf stores 8 bit input data

RLE State in detail

COUNT_BITS

- Count number of consecutive bits in shift_buf
- If new type of bit starts, store bit ID in value_type register
- If current value_type and shift_buf[0] is not matched, notify current encoding is completed and new encoding will be started

SHIFT_BITS

- Right shift the shift_buf
- Increase shift_count
- Look up new_bitstream
- COUNT_DONE
 - Assert wr_req by setting wr_reg
 - FIFO will take wr_req signal in next clock cycle

RLE State in detail

WAIT_OUTPUT

- 1 cycle stall is needed
- De-assert wr_req by setting wr_reg
- RESET_COUNT
 - Reset bit counting register after passing encoded data to output side FIFO

Race Condition

An Example always @(posedge clk) a = b;always @(posedge clk) b = c; Which statement will be executed first?

- Produces different simulation result from real hardware
- Keeping verilog design guideline is important

Important Design Guideline for LAB 3

- Do not mix BA and NBA in the same always block
- Use BA for combinational circuit in given design
 - State transition
- Use NBA for sequential circuit in given design
 - Updating registers