



# ECE 332 – Embedded Systems Lab

Lab 3: RLE Compression using Verilog and  
Verification using Functional Simulation

# Objectives

---

- Learn to write Verilog for a custom design
- Understand how to verify your design using functional simulation
- Learn to write Verilog test bench for your design

# Run Length Encoding

---

- Takes data stream and records how many bits are the same
- Output the value of the bit and the number of iterations of that value
  - ID Value
  - Count Value


# Run Length Encoding (Contd..)

---


- Input – 8 Bit data stream segments
- Output – 24 Bit data
- How does it work?
  - First bit – ID Bit (0 or 1)
  - Count value - 23 bits (Number of 0s or 1s)
- More of same value in sequence, more data is saved
- Worst Case - Interchanging data (01010101.....)

# Illustration

Original Data Stream Segment



Encoded Data Stream Segment



# RLE Implementation

---

- Implemented using a state machine written in Verilog (provided)
  - Understand the state diagram (appendix)
  - State transitions provided
  - Fill in the commented sections

```
always @(posedge clk) begin
    if(rst) state <= INIT;
    else state <= next_state;

    case(state)
    INIT: begin
        //Initialize registers
    end
    REQUEST_INPUT: begin
        //Assert rd_req signal to FIFO by setting rd_reg
        //FIFO takes rd_req signal at next clock
    end
    WAIT_INPUT: begin
        //De-assert rd_req by setting rd_reg
    end
    endcase
end
```


# Functional Simulation

---

- Technique to verify the functionality of a hardware design (Design verification)
- Standard procedure followed in the industry before implementing in a target device
- Provide the inputs to your design and check the outputs to confirm functionality
- ModelSim from Mentor Graphics is a well known tool used in the industry

# ModelSim – Functional simulation tool

- Two ways to perform the design verification
  - Set the inputs through wave editor and observe the outputs
  - Design a test bench for your design





# Wave Editor in ModelSim

The screenshot displays the ModelSim Wave Editor interface. The main window shows a digital waveform with several signals plotted against time. The signals include:

- `/rle_enc/clk`: A square wave signal.
- `/rle_enc/rst`: A signal that transitions from high to low.
- `/rle_enc/recv_req`: A signal that transitions from high to low.
- `/rle_enc/send_req`: A signal that transitions from high to low.
- `/rle_enc/in_data`: A signal with a value of `11111111`.
- `/rle_enc/out_data`: A signal with a value of `z00000000000000000000000000000001`.
- `/rle_enc/rd_req`: A signal that transitions from high to low.
- `/rle_enc/wr_req`: A signal that transitions from high to low.

The waveform is displayed on a grid with a time scale of 200 ps. The current time is 4600 ps. The cursor is positioned at 0 ps.

The left pane shows the design hierarchy with the `rle_enc` instance selected. The right pane shows the active processes, which are currently empty.

The bottom pane shows the transcript with the following text:

```
run
V$SIM 20> run
V$SIM 20>
```

The status bar at the bottom indicates the project name is `rle_encoder`, the current time is `Now: 4,600 ps`, and the delta time is `Delta: 2`.

# Test Bench


---

- Verilog wrapper module which does the following
  - Invokes the Design Under Test (DUT) - RLE
  - Provides the inputs to the DUT
  - Formats the outputs suitable for viewing
- Verilog provides constructs such as procedural blocks and timing controls

Good source: <https://people.ece.cornell.edu/land/courses/ece5760/Verilog/LatticeTestbenchPrimer.pdf>

# Test Bench Template

---



# Summary

---

- To implement hardware for RLE
  - Encoding is done in Hardware (Verilog)
- Functional simulation
  - Verify the design by providing the input stimulus and observe the output using Verilog test bench

# **Appendix**

## **Signals and their Description**

# RLE Internal Signals

---

- `reg rd_reg`
  - connected to `rd_req`;
- `reg wr_reg`
  - Connected to `wr_req`;
- `reg [22:0] bit_count`
  - Stores number of same consecutive bit in bit stream
  - `value_type` represent bit ID
- `reg value_type`
  - Bit ID

# RLE Internal Signals

---

- `reg [7:0] shift_buf`
  - Store 8 bit segment of bit stream comes from input side FIFO
  - Will be shifted out to calculate number of bits
- `reg [3:0] shift_count`
  - Current shift amount of `shift_buf`
- `reg new_bitstream`
  - Indicate new bit sequence is starting
  - Current encoded data segment is passed to output side FIFO

# RLE Internal Signals

---

- `reg [3:0] state`
  - Represent State.
  - There are 9 states in total
- `reg [3:0] next_state`
  - Represent Next state



# RLE Interface - Input


---

- **input clk,rst**
  - clk and reset
- **input recv\_ready**
  - Connected with (!fifo\_empty) of input side FIFO
- **input send\_ready**
  - Connected with (!fifo\_full) of output side FIFO
- **input [7:0] in\_data**
  - Input data from input side FIFO
  - 8 bit segment of original bit stream
- **input end\_of\_stream**
  - Indicate the end of bit stream
  - Request flushing out the last segment

# RLE Interface - Output

---

- `output [23:0] out_data`
  - Output data to output side FIFO
  - [23] has bit ID, [22:0] has bit counting value
- `output rd_req`
  - Read request for input side FIFO
- `output wr_req`
  - Write request for output side FIFO



# RLE State in detail

---

- **INIT**
  - Initialize registers
- **REQUEST\_INPUT**
  - Assert rd\_req signal to FIFO by setting rd\_reg
  - FIFO takes rd\_req signal at next clock
- **WAIT\_INPUT**
  - 1 cycle stall is needed
  - De-assert rd\_req by setting rd\_reg
- **READ\_INPUT**
  - FIFO provides valid data after taking rd\_req
  - shift\_buf stores 8 bit input data

# RLE State in detail

---

## ▪ COUNT\_BITS

- Count number of consecutive bits in shift\_buf
- If new type of bit starts, store bit ID in value\_type register
- If current value\_type and shift\_buf[0] is not matched, notify current encoding is completed and new encoding will be started

## ▪ SHIFT\_BITS

- Right shift the shift\_buf
- Increase shift\_count
- Look up new\_bitstream

## ▪ COUNT\_DONE

- Assert wr\_req by setting wr\_reg
- FIFO will take wr\_req signal in next clock cycle

# RLE State in detail

---

- **WAIT\_OUTPUT**
  - 1 cycle stall is needed
  - De-assert wr\_req by setting wr\_reg
- **RESET\_COUNT**
  - Reset bit counting register after passing encoded data to output side FIFO

# Race Condition

---

An Example

```
always
@(posedge clk)
  a = b;
always
@(posedge clk)
  b = c;
```

Which statement  
will be executed  
first?

- Produces different simulation result from real hardware
- Keeping verilog design guideline is important

# Important Design Guideline for LAB 3

---

- Do not mix BA and NBA in the same always block
- Use BA for combinational circuit in given design
  - State transition
- Use NBA for sequential circuit in given design
  - Updating registers