
ECE 354 – Computer Systems Lab II

D/A and A/D Conversion

Labs Etc.


- Lab 2 reports graded
- Lab 3
 - Demos Thursday and Friday
 - Have logic analyzer printout for SRAM read & write
 - Reports due Thursday next week
- Lab 4 quiz
 - Starts 4/22 (Thursday next week)
 - Ends 4/26 (Monday following week)

Midterm Exam

- Wednesday 4/21, 2:30 in class
- Closed Books
- Should require more “understanding” than “memorization”
 - There will be “programming questions”
 - You’ll get the sheet with the PIC instruction set
 - I will not ask what bit 4 of the STATUS register does 😊
 - But I might ask what an interrupt is, how it’s used, and what registers are involved with it.
- Might contain very simple concepts from Lab 4
- 90 minutes

Lab 4 Overview

- Analog communication between two PICs
 - Uses A/D and D/A
- Basic functionality
 - Enter character on terminal
 - 1st PIC converts character to analog voltage
 - Analog value transmitted via wire to 2nd PIC
 - 2nd PIC converts voltage back to digital character
 - 2nd PIC displays character on terminal
- Configurable:
 - PIC sends or receives, how many characters (voltage levels) are allowed




Why Analog?

- Not everything is digital!
 - Analog circuits are still necessary
- Physical phenomena are often analog
 - Many sensors are analog (potentiometer, phototransistor, thermo-sensor, microphone)
 - Many actuators are analog (solenoid, speakers)
 - Some signals need to be processed in analog domain before conversion to digital (amplification, filtering, linearization)
- Requires conversion between analog and digital domain
 - DAC: digital to analog converter
 - ADC: analog to digital converter
 - PIC has both

Digital and Analog Conversion

- ADC transfer function:
 - 10-bit ADC converter
 - 1024 voltage levels between 0V and V_{REF}
 - 10-bit digital value
- Usually $V_{DD} = V_{REF}$
- How does D/A and A/D conversion work?



D/A Conversion


- How can a digital “value” be converted into a corresponding analog voltage?



D/A Conversion


- Need to generate analog voltage that corresponds to 10-bit digital value
 - PIC uses Pulse Width Modulation (PWM)
- PWM: Use square wave generator
 - Period and duty cycle adjustable
 - Use low-pass filter to “smooth out” wave
 - DC value depends on length of duty cycle
- Shorter period (higher frequency) gives better results
- PIC
 - Period and duty cycle set through registers

Pulse Width Modulation



PWM on PIC

- Registers involved:
 - PR2 register: PWM period
 - CCPR1L and CCP1CON<5:4>: 10-bit duty cycle
- Basic operation:
 - Start of period
 - Timer TMR2 cleared
 - CCP1 pin set to high
 - 10-bit duty cycle latched to CCPR1H
 - When TMR2 = CCPR1H
 - Clear CCP1 (duty cycle over)
 - When TMR2 = PR2
 - New period starts



CCP1CON Register

REGISTER 8-1: CCP1CON REGISTER/CCP2CON REGISTER (ADDRESS: 17h/1Dh)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	CCPxX	CCPxY	CCPxM3	CCPxM2	CCPxM1	CCPxM0	
bit 7								bit 0

bit 7-6 **Unimplemented:** Read as '0'

bit 5-4 **CCPxX:CCPxY:** PWM Least Significant bits

Capture mode:

Unused

Compare mode:

Unused

PWM mode:

These bits are the two LSBs of the PWM duty cycle. The eight MSBs are found in CCPRxL.

bit 3-0 **CCPxM3:CCPxM0:** CCPx Mode Select bits

0000 = Capture/Compare/PWM disabled (resets CCPx module)

0100 = Capture mode, every falling edge

0101 = Capture mode, every rising edge

0110 = Capture mode, every 4th rising edge

0111 = Capture mode, every 16th rising edge

1000 = Compare mode, set output on match (CCPxIF bit is set)

1001 = Compare mode, clear output on match (CCPxIF bit is set)


1010 = Compare mode, generate software interrupt on match (CCPxIF bit is set, CCPx pin is unaffected)

1011 = Compare mode, trigger special event (CCPxIF bit is set, CCPx pin is unaffected); CCP1 resets TMR1; CCP2 resets TMR1 and starts an A/D conversion (if A/D module is enabled)

11xx = PWM mode

Timer 2 Prescaler

- Prescaler determines effective clock rate for TMR2
- Postscaler irrelevant for us
 - Used if Timer 2 needs to drive additional component at different frequency
- PWM period formula:



$$PWM \text{ period} = [(PR2) + 1] \times 4 \times T_{osc} \times (TMR2 \text{ prescaler})$$


PWM Setup

- Setup steps:
 - Set PWM period by writing to PR2 register
 - Set PWM duty cycle by writing to CCPR1L register and CCP1CON<5:4> bits
 - Make CCP1 pin output by clearing the TRISC<2> bit
 - Set TMR2 prescale value enable Timer 2 by writing to TCON2
 - Configure the CCP1 module for PWM operation
- Example for 20 MHz clock:

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12kHz	156.3 kHz	208.3 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFFh	0xFFh	0xFFh	0x3Fh	0x1Fh	0x17h
Maximum Resolution (bits)	10	10	10	8	7	5.5


A/D Conversion

- How can we generate digital value of analog voltage?




A/D Conversion

- Use D/A converter to generate different analog values and compare
 - Control logic decides which values to try
 - When comparison complete, best match is put on output
- How can D/A be matched to input in fewest steps?



Successive Approximation

- Matching strategies:
 - Counting conversion (slow)
 - Successive approximation (faster)
- Successive Approximation:
 - Basically binary search:
 - 10 steps instead of 1024




PIC ADC Characteristics (1)

- “Sample and Hold”
 - ADC samples for a given time (charges hold capacitor)
 - Then sample value is disconnected from source (“hold”)
 - A/D conversion is performed
 - On completion, ADC can sample again
- Sampling takes some time
 - Depends on source impedance (max 10 k Ω)
 - Lower source impedance reduces sample time because hold capacitance charges faster (see Peatman Figure 10-5(b))
 - Also depends on temperature, etc.

PIC ADC Characteristics (2)

- Analog input model and acquisition time formula:



$$TACQ = \text{Amplifier Settling Time} + \text{Hold Capacitor Charging Time} + \text{Temperature Coefficient}$$

$$= TAMP + TC + TCOFF$$

$$= 2\mu s + TC + [(Temperature - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$

$$TC = CHOLD (RIC + RSS + RS) \ln(1/2047)$$

$$= -120pF (1k\Omega + 7k\Omega + 10k\Omega) \ln(0.0004885)$$

$$= 16.47\mu s$$

$$TACQ = 2\mu s + 16.47\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$

$$= 19.72\mu s$$


ADCON0 Register

- ADC enable (bit 0)
- Busy/idle (conversion takes some time):
 - Bit 2 in ADCON0 register
 - Check by polling or enable interrupt
- Channel selection (bits 5-3):
 - Selects pins to be used
 - Selects external or internal reference voltage
- A/D conversion clock setting (bits 7-6)

ADCON0 REGISTER (ADDRESS: 1Fh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	—	ADON
bit 7							bit 0


Channel Selection



A/D Conversion Clock Setting


- Time to convert 1 bit must be $\geq 1.6 \mu\text{s}$
 - Clock setting must be adjusted to external clock

AD Clock Source (TAD)		Maximum Device Frequency
Operation	ADCS1:ADCS0	Max.
2TOSC	00	1.25 MHz
8TOSC	01	5 MHz
32TOSC	10	20 MHz
RC(1, 2, 3)	11	(Note 1)



ADCON1 Register

- Port configuration (bits 3-0)
 - Chooses pins to be digital I/O or analog input (see data sheet)
- Result Format Selection (bit 7)
 - Chooses justification of 10-bit conversion result:



ADC Setup


1. Configure A/D module:
 - Configure analog pins/voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D conversion clock (ADCON0)
 - Turn on A/D module (ADCON0)
2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - Set PEIE bit
 - Set GIE bit
3. Wait required acquisition time
4. Start conversion
 - Set GO/_DONE bit (ADCON0)
5. Wait for A/D conversion to complete (polling or interrupt)
6. Read A/D result from (ADRESH:ADRESL) and clear ADIF bit
7. Goto 1. or 2. wait 2 A/D clock ticks

Reference

- PWM (D/A conversion)
 - PIC data sheet pp. 61-62
 - Peatman Section 6.9 (pp. 112-119)
- A/D conversion
 - PIC data sheet pp. 111-116
 - Peatman Chapter 10

Lab 4


- Lab setup:
 - 2 PICs (available in lab kit)
 - Need 2 terminals



- Send characters coded in analog between terminals
- Low pass filter needs to be adapted to PWM settings

Signal Discretization

- We use adaptable signal coding
- Choose between 2^x ($x=\{1,2,..6\}$) symbols:



- Robustness depends on x :
 - Most robust: only two characters and two voltages
 - 512 ADC results can represent one character
 - Most information: 64 characters and voltage ranges
 - 16 ADC results can represent one character

Lab 4 Demo

- Each PIC can be used for transmitting or receiving
 - User can specify function after reset
- User also specifies coding level (1..6)
 - Same on both PICs
 - Requires well-designed ASCII manipulation
- When character is entered on terminal
 - PIC 1 receives character
 - Converts it to analog signal
 - PIC 2 received analog signal
 - Converts it to digital value
 - Prints result on terminal
- Should be robust for low coding levels

Final Comments

- Questions?

