## ECE 354 – Computer Systems Lab II

Interrupts, Strings, and Busses

### **Fun Fact**

 Press release from Microchip: *"Microchip Technology Inc. announced it provides PICmicro® field-programmable microcontrollers and system supervisors for the Segway Human Transporter (HT) [...]*

The **PIC16F87x Flash microcontrollers** process sensor data from the inertial monitoring unit and communicate information to the control module. Other **PIC16F87x** devices located in the battery packs provide monitoring functions. [...]"



## Lab 1


- All groups completed Lab 1 good job!
  - Results posted on WebCT
- Understand how UART works, not just how to use it
- Questions?
- Additional lab hours see web page
- Quiz: multiple answer possible

### Overview

- Lab 2
- Interrupts
  - Why we need them
  - How to use them
- Timer
- Efficient printing of strings
- Interfacing PICs and PLDs
  - External bus design
  - READ and WRITE transactions

## Lab 2

- Interconnect PIC with PLD
- PLD acts as coprocessor
- PIC and PLD communicate via bus
- You have to design bus interface




- Timer on PIC is used to generate periodic interrupts
  - Will make sure your interface is robust
- PLD programmed in VHDL
  - Great example of hardware/software co-design!

### Interrupts


- Lab 1 used "polling"
  - What is bad about polling?
- Interrupts
  - Triggered by internal or external events
  - Cause program to "interrupt" and treat interrupt
  - After interrupt processing, processing returns to previous code
- What is better about interrupts?
- Example for interrupt triggers
  - UART transmission or reception
  - Change of input voltage on pin
  - Timer
  - A/D conversion completed

### **Interrupt Concept**



### **Interrupt Example**

• More complex example:



## **Steps During Interrupt**

- 1. Interrupts have to be enabled
  - Bits set in INTCON (internal interrupts) or PIE1 (peripheral interrupts) registers
- 2. Interrupt stimulus
  - Timer/counter overflows, change on external pin
- 3. Interrupts automatically disabled
  - Bit 7 of INTCON, why?
- 4. Jump to interrupt vector
  - Address 0x4, typically calls interrupt subroutine
- 5. Jump to and execute interrupt service routine
  - PIR1 register identifies which interrupt has triggered
- 6. Return to previous code
  - RETFIE instruction, also enables interrupts

## **INTCON Register**

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF
	bit 7							bit O
bit 7	GIE: Globa	l Interrupt E	nable bit					
	1 = Enable	s all unmas	ked interrup	ts				
		es all interru						
bit 6	PEIE: Perij	oheral Interr	upt Enable	bit				
			-	ral interrupt	s			
		es all periph						
bit 5	TOIE: TMR	0 Overflow	Interrupt En	able bit				
		s the TMR0	•					
		es the TMR						
bit 4	INTE: RB0	/INT Externa	al Interrupt I	Enable bit				
	t 4 INTE: RB0/INT External Interrupt Enable bit 1 = Enables the RB0/INT external interrupt							
		es the RB0/I						
bit 3		Port Change		•				
Dit C		s the RB po						
		es the RB po	<u> </u>	•				

## **PIE1 Register**

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE
bit 7							bit 0

bit 7	PSPIE <sup>(1)</sup> : Parallel Slave Port Read/Write Interrupt Enable bit
	1 = Enables the PSP read/write interrupt 0 = Disables the PSP read/write interrupt
bit 6	ADIE: A/D Converter Interrupt Enable bit
	1 = Enables the A/D converter interrupt 0 = Disables the A/D converter interrupt
bit 5	RCIE: USART Receive Interrupt Enable bit
	1 = Enables the USART receive interrupt 0 = Disables the USART receive interrupt
bit 4	TXIE: USART Transmit Interrupt Enable bit
	1 = Enables the USART transmit interrupt

0 = Disables the USART transmit interrupt

## **PIR1 Register**

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0		
PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF		
bit 7							bit 0		
<b>PSPIF<sup>(1)</sup>:</b> Parallel Slave Port Read/Write Interrupt Flag bit 1 = A read or a write operation has taken place (must be cleared in software) 0 = No read or write has occurred									
ADIF: A/D Converter Interrupt Flag bit 1 = An A/D conversion completed 0 = The A/D conversion is not complete									
RCIF: USART Receive Interrupt Flag bit 1 = The USART receive buffer is full 0 = The USART receive buffer is empty									
<b>TXIF</b> : USAF 1 = The US 0 = The US		nit buffer is e	empty						

bit

bit

bit

bit

### **RETFIE Instruction**

RETFIE	Return from Interrupt				
Syntax:	[ <i>label</i> ] RETFIE				
Operands:	None				
Operation:	TOS $\rightarrow$ PC,				
	$1 \rightarrow GIE$				
Status Affected:	None				



## **Interrupt Code Sample**

	org H'000'	; Reset vector
	goto Mainli:	ne; Location of start of program
	org H'004'	; Interrupt vector
	019	, incertape receer
	goto IntSer	v; Start of int service routine
Mainline	>•••• 431 A.	
	org H'100'	; put service routing at 0x100
IntServ	···· []	; first inst. of service routine
	••••	
	retfie	; return from interrupt instr.

## **Saving State**


- Some "state" of PIC is not preserved during interrupt
  - What is "state"?
  - What is preserved?
  - What can get lost?
- How to avoid problems:
  - Preserve state (w, STATUS) before interrupt processing or
  - Do not change state during interrupt processing (difficult)
- Moving w and STATUS to temporary variables does not help! Why?
  - movf causes "evaluation" of value and impacts STATUS
  - Note: use of swapf instruction instead of movf
- See section 12.11 of data sheet and Peatman section 4.5

## **Interrupt Limitations**

- What happens if interrupt is too long?
  - Other critical interrupts cannot be handled or
  - Livelock (not on PIC due to lack of recursion)
- Beware of function calls in interrupt service routine
  - Stack overflow could happen
  - max nesting of program + max nesting of ISR +  $1 \le 8$


## **Timer Interrupts**

- The PIC has several built-in timers
- timer0 is a simple 8-bit counter
  - External or internal clock
  - Prescaler possible
- See Peatman pp.100–103, data sheet pp.47–49



#### Prescalar

• Prescalar performs additional counting. Why bother?



## **Timer Details**

- Possible to set value to timer
  - Causes the timer to miss the two following ticks
- Precision
  - More accurate to choose lower prescalar and count more
- Precise interrupt timing requires careful thought

## **String Printing**

- Printing strings on terminal can be awkward
  - Example: print "Hello"
  - call wait ; subroutine which checks PIR bit 4.
  - movlw 'H' ; send ASCII w char. to W
  - movwf TXREG ; send w char. to UART trans. buffer
  - call wait ; subroutine which checks PIR bit 4.
  - movlw 'e' ; send ASCII o char. to W
  - movwf TXREG ; send o char. to UART trans. buffer
  - call wait ; subroutine which checks PIR bit 4.
  - movlw 'l' ; send ASCII w char. to W
  - movwf TXREG ; send w char. to UART trans. Buffer
  - ...
- Any ideas?

## **Advanced String Handling (1)**

- Store text into (program!) memory
- Process one character a time
- Consider:

	ORG	0x0		
	goto	Start	; jump to the start of the program	
	ORG	<b>0x5</b>		
sub1	nop		; start of a subroutine	
	• • •			
	retur	n	; return from subroutine	
	ORG	<b>0x30</b>		
Start				
	• • •			
	call	sub1	; call the routine	
	nop		; first instr. after return	
Tilman Wo	lf		UMassAmherst	21

## **Advanced String Handling (2)**

#### • call instruction:

	CALL	Call Subroutine
	Syntax:	[ <i>label</i> ] CALL k
	Operands:	$0 \leq k \leq 2047$
	Operation:	(PC)+ 1 $\rightarrow$ TOS, k $\rightarrow$ PC<10:0>, (PCLATH<4:3>) $\rightarrow$ PC<12:11>
<ul> <li>return instruction:</li> </ul>	RETURN	Return from Subroutine
	Syntax:	[ <i>label</i> ] RETURN
	Operands:	None
	Operation:	$TOS \to PC$
	Status Affected:	None
	Status Allected.	Note

# **Advanced String Handling (3)**

retlw instruction returns and puts value into w

RETLW	Return with Literal in W
Syntax:	[ <i>label</i> ] RETLW k
Operands:	$0 \le k \le 255$
Operation:	$k \rightarrow (W);$ TOS $\rightarrow PC$

- Use retlw for spring printing
  - Call subroutine for each character
  - Use retlw to return each character and place into w
  - Send w to UART

## **String Handling Code (1)**

		TIM		hanst
	RETURN			shouldn't get here
	retlw	0		
	retlw	A'0'		
	retlw	A'l'		
	retlw	A'l'		
	retlw	A'e'		
	retlw	A'H'		
	addwf	PCL, F	10 10 J	add value to PC
sub1	movf	POINTER, W	51	move value in POINTER to W
	ORG	0x5		
	goto	Start		jump to the start of the program
				tump to the start of the presson
	ORG	0x0		
	endc			
	POINTEF	2	,	name of value
	cblock			create a pointer in bank 0 at 0x20
	ORG	BANKORAM		reserve space in DATA MEMORY
BANKORAM	EQU	н'20'		equate a constant to hex 20.

#### Tilman Wolf

## **String Handling Code (2)**

	ORG	0x30	
Start	clrf	POINTER	
Loop	call	sub1	
			; check if return value is 0
	btfsc	status, z	; branch if not 0
	goto	Done	; else done
			; check bit 4 in PIR
	movwf	TXREG	
			; increment POINTER
	goto	Loop	; print another character
	ORG	0x60	
Done	nop		
	goto	Done	
		1116	A 1
Tilman Wolf		LIM acc	Amherst

## **String Handling**

- A bit complex
  - Simplified by 'dt' assembler directive
    - dt "Hello" translates into
    - retlw A'H' retlw A'e' retlw A'l' retlw A'l' retlw A'o'
- Note: does not terminate string (with A'0')!
- Saves memory space
- More easily modifiable
- You need to understand how it works, but you don't need to use it.


## **OK, Who's Confused?**

See Peatman Section 8.6, pp.154–157




## **Data Exchange Via Bus**

- Multiple devices can be connected through a bus
   We connect PIC to PLD
- PIC should be able to read from and write to PLD
  - PLD acts as coprocessor
  - For example: write value to 0x1 and read value+1 from 0x2
  - Functions: increment, bit count, maximum (since startup)




## **Bus Interface**



Need to be robust and reliable (interrupts!)


#### **Bus Issues**

• Control signals indicate valid address/data




- PIC and PLD use same clock (synchronous)
  - Interrupts on PIC can cause delays!
- Transactions needs to be acknowledged (why?)
  - PLD acks when WRITE result was received
  - PIC acks when READ result was received
- The logic analyzer is your best friend ©

### **Example WRITE**



### **Example READ**



## **Bus Implementation**

- Need signal to distinguish READ and WRITE
- There are better, simpler ways
  - Consider using control bits for multiple purposes
- Use PLD state machines
  - One for address
  - One for read
  - One for write
- Implement on PLD using VHDL
  - Basically what you have done in ECE 353

## Lab 2

- BEFORE YOU START: READ!
  - Lab Assignment
  - PIC data sheet section 12.10 12.11 (interrupts)
  - Peatman, chapter 4 (timer and interrupts)
- Think about how you want to split work
  - If you separate PIC and PLD design, make sure you have a good bus interface!
- Think about steps to take to get it working
- Start working early!
  - You will need more time than for Lab 1
  - Quiz March 1st 3rd
  - Lab demos March 25<sup>th</sup> and 26<sup>th</sup>