DE5 NetFPGA Reference Router User Guide

Revision History

Date	Comment	Author
O8/30/2014	Initial draft	Kekai Hu

Contents

1.	Introduction
2.	System Requirements
3.	Obtaining Altera DE5 Board5
4.	Installing NetFPGA DE5 Board in the Host PC5
5.	Obtaining DE5 NetFPGA Reference Router
6.	Directory Structure
7.	Compiling and configuring the DE5 NetFPGA Reference Router in Windows9
7	.1. Compilation9
7	.2. Configuration
	7.2.1. JTAG Mode12
	7.2.2. PCIe Mode14
8.	Testing16
8	.1. Test Setup16
8	.2. Running the Test
9.	References

1. Introduction

DE5 NetFPGA is an open source port of the NetFPGA [2] platform on Altera DE5 board. DE5 NetFPGA provides network researchers with a powerful open platform to build complex network applications. Its features:

- > Stratix V FPGA with more logic and memory resources available than on Stratix IV.
- > PCI Express Interface for faster host PC to FPGA data transfers.
- > 10G High speed Ethernet interface.

This tutorial describes the steps to obtain DE5 NetFPGA hardware, download the DE5 NetFPGA reference router design from the project website, compile the design using Altera Quartus II software, and verify the reference router by sending test packets.

2. System Requirements

To successfully install and test DE5 NetFPGA, you must satisfy the following system requirements.

Operating System Requirements

Microsoft Windows (Verified with Windows XP)

Software Requirements

- > Altera Quartus II 13.1 or later and Qsys Builder
- Microsoft Visual Studio 2010 (PCIe mode in Windows only)
- Jungo Windriver 32bit (PCIe mode in Windows only)

Hardware Requirements

- > PC with PCIe x8 or x16 slot (PCIe mode in Windows only)
- ➢ Altera DE-5 board
- ➢ SFP+ Transceivers
- > 10GbE Duplex Multimode LC/LC Fiber Patch Cable

IP License Requirements

- ➢ Altera 10G BASE-R PHY IP Core
- Altera 10G Ethernet MAC

Note: Altera provides a free time limited Open Core Plus core of 10G Ethernet with a time limit. This core is available as part of the Altera Quartus II software.

Table 1 provides additional information on obtaining the hardware and software necessary to compile DE5 NetFPGA reference router.

RequirementSourceAltera Quartus II 13.1 and Qsys Builderhttps://www.altera.com/download/softwaMicrosoft Visual Studio 2010http://www.altera.com/download/softwa

Table 1: Software and Hardware Requirements

Jungo Windriver	http://www.jungo.com/st/windriver_usb_ pci_driver_development_software.html
Altera DE5 board	http://www.terasic.com.tw
Altera 10G Ethernet IP Core	http://www.altera.com/support/ip/interfac e-protocols/ips-inp-10gbe.html

3. Obtaining Altera DE5 Board

Altera DE5 is available from Terasic Technologies that integrates the state of the art Altera Stratix V FPGA with four 10G Ethernet interfaces, several high speed I/Os, and high density static and dynamic memory interfaces. The DE5 board can be purchased from Terasic's website [8].

4. Installing NetFPGA DE5 Board in the Host PC

The DE5 NetFPGA can be connected to the host PC in two configurations as follows:

> JTAG mode

> PCI Express mode (Windows only)

JTAG mode:

To operate the Altera DE5 in JTAG mode, set the SW0 switch in ON position. This is shown in Figure 1.



Figure 1: SW0 switch ON position

The Altera DE5 board is powered up using an external stand alone power supply in the **JTAG mode**. This configuration is shown in Figure 2. The FPGA bit-stream and the router configuration are programmed through the USB/JTAG interface.



Figure 2: JTAG mode

PCI Express mode (Windows only):

To operate Altera DE5 in PCI Express mode, perform the following two steps:

- 1. Enable PCI mode by setting the SW0 switch in **OFF** position as shown in Figure 3.
- 2. Make sure the PCI Express Mode SW7 is switched to x8 mode. Table 2 lists the switch controls and description. Figure 2 shows the default configuration of SW7 on the bottom of the FPGA board.

Board Reference	Signal Name	Description	Default
SW7.1	PCIE_PRSNT2n_x1	On : Enable x1 presence detect	OFF
		Off: Disable x1 presence detect	
SW7.2	PCIE_PRSNT2n_x4	On : Enable x4 presence detect	OFF
		Off: Disable x4 presence detect	
SW7.3	PCIE_PRSNT2n_x8	On : Enable x8 presence detect	ON
		Off: Disable x8 presence detect	

Table	2:	SW7	PCIe	Control	DIP	Switch
1 4010		5111	1 010	Control	D 11	Smitch



Figure 3: SW0 switch OFF position



Figure 4: PCI Express Control DIP Switch

The PCI Express mode does not require a standalone power supply. Instead, the Altera DE5 board can be powered up through the x8 or x16 PCI Express edge connector attached to a PC as shown in Figure 5.



Figure 5: PCI Express Mode

5. Obtaining DE5 NetFPGA Reference Router

The NetFPGA reference router v1.0 is an open line rate (1Gbps) IPv4 router [3] available for education and research purposes from Stanford University. The DE5 NetFPGA reference router provides a port of the NetFPGA reference router on the Altera DE5 platform. The gateware and software for DE5 NetFPGA reference router is bundled as two separate packages as follows:

> DE5 Reference Router project

DE5 Reference Router source file package, a modified version of Stanford University's NetFPGA reference router design.

The DE5 NetFPGAreference router project package can be downloaded directly from the project website [1]. The DE5 Reference Router source file package is not included in the distribution available from the project website. To obtain this package, please send an e-mail to Professor Russell Tessier (email:tessier@ecs.umass.edu).

6. Directory Structure

Compiling the DE5 NetFPGA reference router requires two separate packages as described in Section 5:

- > DE5 Reference Router project directory (**DE5_Reference_Router.zip**)
- > DE5 reference router source code package (**DE5_Reference_Router_v1.0.zip**).

After getting both packages, first unzip DE5_Reference_Router.zip will create the project directory, then unzip DE5_Reference_Router_v1.0.zip and copy the source code files in "src" directory to the "src" directory in the DE5_Packet_Generator project package.

The projects folder contains the following subdirectories:

- src The DE5 NetFPGA reference data path verilog source code files are placed here. You need to request these files from Professor Tessier.
- sw It has two subdirectories: pcie_config and jtag_config. 'pcie_config' contains the Visual Studio software application for configuring the user defined MAC, IP address, LPM and ARP values to the reference router's routing table in PCIe mode. 'jtag_config' contains tcl scripts that configure the routing tables in JTAG mode.
- phy_10gbaser and phy_10gbaser_sim These two folders include all the Altera 10G Base-R Phy source code files for the 10G Ethernet PHY.

7. Compiling and configuring the DE5 NetFPGA Reference Router in Windows

7.1. Compilation

The compilation steps for Linux are described in Section 错误!未找到引用源。.The detailed compilation steps for Windows are described below:

1. Open the DE5_Reference_Router project in Quartus by double clicking **DE5_Reference_Router/DE5_Reference_Router.qpf**

DE5_Reference_Router	9/21/2014 9:44 PM	QPF File	2 KB
DE5_Reference_Router.qsf	9/21/2014 10:03 PM	QSF File	383 KB

2. Open Qsys builder (Quartus \rightarrow Tools \rightarrow qsys)



3. Generate the Qsys System. Load DE5_Reference_Router_Qsys.qsys into Qsys.



4. Generate the design by click Generate \rightarrow Generate.



5. Once Qsys system generation is successful, compile the design. (Quartus → Processing → Start Compilation)



- 6. Install the Altera DE5 board and turn it on if using JTAG mode. Make sure that the board is connected to PC via the USB/JTAG cable.
- 7. Install USB/JTAG drivers for the PC [11].
- 8. Download the bit file generated after the compilation to the target DE5 board by double clicking the "Program Device" in the Task Window.



9. Click Start in the Programmer window to begin download.

Edit View Pro	ocessing Tools Window	Help 💎				Sear	ch altera.co	m
Hardware Setup	DE5 Standard [USB-1]	Mode: mming (for MAX II and M	JTAG	•	Progress: (
🏴 Start	File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine
Stop	DE5_Reference_Router_t.	5SGXEA7N2F45	05E79733	FFFFFFF				
Add File								
Save File								
Add Device								
1 ¹⁰ Up								
J [™] Down								

If you are using PCI Express mode, restart the host PC after downloading the bit-file.

7.2. Configuration

Once the reference router bit-stream has been programmed onto the FPGA, the router tables must be configured before we can test the DE5 NetFPGA reference router (hereafter referred to as **set_router_tables**). This step (set_router_tables) assigns user defined MAC, IP address, LPM and ARP values to the reference router's routing table. The configuration file is in {project root}\sw\.



Figure 6: Configuration Register Spaces

Next, we describe the procedure to execute these steps in detail for both JTAG mode and PCIe modes of operation.

7.2.1. JTAG Mode

Before you start, make sure that the board is installed in JTAG mode according to the steps described in section 4 and the FPGA has been programmed with the reference router bit-stream.

To configure the DE5 reference router in JTAG mode perform the following steps:

1. Open system console (Tools \rightarrow System Console).

Tools	Help	
	System Console	
	Options	
	Download Components	

2. Change the current directory (synth/windows/) to jtag_config

> cd ../../sw/jtag_config

```
      Tcl Console
      -

      * To shift arbitrary instruction register and data register values to
instantiated system level debug (SLD) nodes
      ^

      In addition, the directory <QuartusII Dir>/sopc_builder/system_console_macros
contains Tcl files that provide miscellaneous utilities and examples of how to
access the functionality provided. You can include those macros in your
scripts by issuing Tcl source commands.
      =

      % cd jtag_config
      ▼
```

3. The script **set_router_tables.tcl** contains the user defined values for configuring the reference router's routing table.

In this example, we configure the MAC tables as shown in the Table 2.

Interface	MAC	MAC Address
ETHERNET 0	MAC 0	00:4e:46:32:43:00
ETHERNET 1	MAC 1	00:4e:46:32:43:01
ETHERNET 2	MAC 2	00:4e:46:32:43:02
ETHERNET 3	MAC 3	00:4e:46:32:43:03

Table 2: MAC Configuration Table

In this example, we configure the IP tables as shown in the Table 3.

Table 3: Interface IP Configuration Table

Interface	IP	IP Address
ETHERNET 0	IP 0	192.168.1.1
ETHERNET 1	IP 1	192.168.2.1
ETHERNET 2	IP 2	10.2.3.1
ETHERNET 3	IP 3	10.1.4.1

In this example, we configure the IP tables as shown in the Table 4.

Table 4: IF LFWI Configuration Tab	'able	LPM Configur	ation Tabl
------------------------------------	-------	--------------	------------

LPM Table					
Entry	Destination IP	Mask	Next Hop IP	Port	
1	10.1.4.0	255.255.255.0	10.1.4.1	3	
2	10.2.3.0	255.255.255.0	10.2.3.1	2	

In this example we configure the ARP tables as shown in the Table 5.

Entry	Next Hop IP	MAC Address
1	10.1.4.1	00:4e:46:32:43:03
2	10.2.3.1	00:4e:46:32:43:01

Table 5: ARP Configuration Table

4. To configure the routing table run the following command.> source set_router_tables.tcl

7.2.2. PCIe Mode

Before you start, make sure that the board is installed in PCIe mode according to the steps described in section 4 and the FPGA has been programmed. Restart the host PC after downloading the reference router bit stream.

The software architecture to configure the FPGA via PCI Express bus is shown in Figure 7.



Figure 7: Software Architecture

We use Jungo's Win Driver [7] 32-bit to establish communication between the host PC running Windows XP and the Altera DE-5 board. Win Driver exposes two APIs (OnRCSlaveWrite and OnRCSlaveRead) for applications to read and write using the PCI Express bus. The Visual Studio 2010 based application uses these APIs to program routing table entries to the DE-5 board.

The file structure of the pcie_software folder is shown below:

de5_router_pcie_installation
 x86
 de5_router_pcie.inf
 de5_router_pcie.wdp
 de5_router_pcie_diag.c
 de5_router_pcie_files.txt
 de5_router_pcie_lib.c
 de5_router_pcie_lib.h
 router_tables.h

Next, we describe the steps to configure the Interface MAC tables, Interface IP tables, IP LPM tables and ARP tables in PCIe mode below:

Double click on de5_router_pcie_diag.sln: The file is present at the location {project root}/sw/pcie_software/x86/msdev_2010



10 de5_router_pcie_diag.sln Microsoft Visual Studio Solution Version: Visual Studio 2010



de5_router_pcie_diag.vcxproj... Visual Studio Project User Opti... 1 KB

2. The Visual Studio 2010 window pops up with the following file structure.



3. Rebuild the design: In Visual Studio, click Build \rightarrow Rebuild Solution.



4. Click the green Run button (shown in Figure 8) to start the configuration utility. The configuration utility configures Interface MAC tables, Interface IP tables, IP LPM tables and ARP tables.

a Tools	s Ar	chite	ecture	Test	Ana	lyze	
- 📮	B)		Debug		•	Win	
🖓 🛱 🛃 <mark>Start Debugging (F5)</mark>							

Figure 8: Start Debugging

8. Testing

The DE5 reference router can be tested once the reference router bit file has been downloaded into the FPGA and router tables have been programmed successfully into the FPGA. The reference router can be tested by sending sample packets to it and collecting the forwarded packets back. We have also ported the NetFPGA packet generator reference design to the DE5 platform. The DE5 based packet generator can be used to generate test packets and capture forwarded packets from the reference router. Unlike software-based packet generation utilities, packet generator allows packets to be transmitted and captured at line rate with a high degree of accuracy. The user can load a custom PCAP file into the packet generator and subsequently transmit the packets in the PCAP file at user defined rates through NetFPGA ports. For more information refer to the DE5 Packet Generator Design user guide [14].

8.1. Test Setup

- 1. We configure a DE5 board with the packet generator reference design. You can download the reference design from the website.
- 2. Setup the packet generator as per the DE5 packet generator user guide [14].
- 3. The test topology is shown in Figure 9.



Figure 9: Reference Router Test Setup

8.2. Running the Test

For testing, a pcap file available in the {project root}/sw/pcie_software/x86/msdev_2010 directory. This file contains the packet data to be sent. A different pcap file could be used as well. Run the packet generator software from the Visual Studio. Observe the output from the output.txt file.

9. References

- [1]. DE5 NetFPGA Project Web, <u>http://keb302.ecs.umass.edu/DE5web/DE5_NetFPGA/</u>
- [2]. NetFPGA Project, <u>http://netfpga.org/</u>
- [3]. NetFPGA reference router, http://netfpga.org/foswiki/bin/view/NetFPGA/OneGig/ReferenceRouterWalkthrough
- [4]. Altera 10G Ethernet MAC, <u>http://www.altera.com/literature/ug/10Gbps_MAC.pdf.</u>
- [5]. Altera PCI Express, <u>http://www.altera.com/literature/ug/ug_pci_express.pdf</u>
- [6]. Altera PCI Express Wiki, http://www.alterawiki.com/wiki/PCI Express in Qsys Example Designs
- [7]. Jungo PCI Driver, http://www.jungo.com/st/windriver_windows.html
- [8]. Terasic Technologies, <u>http://www.terasic.com.tw/en/</u>
- [9]. Altera Quartus II 13.1 and Qsys Builder, <u>https://www.altera.com/download/software/quartusii-se</u>
- [10]. Microsoft Visual Studio 2010, http://www.microsoft.com/visualstudio/en-us/try
- [11]. USB Blaster, <u>http://www.altera.com/literature/ug/ug_usb_blstr.pdf</u>
- [12]. WinPcap for Windows, <u>http://www.winpcap.org/install/default.htm</u>
- [13]. WinPcap Developer Resources, <u>http://www.winpcap.org/devel.htm</u>
- [14]. Altera DE5 Packet Generator Userguide