# DE5 NetFPGA Packet Generator Design User Guide

## **Revision History**

| Date       | Comment       | Author   |
|------------|---------------|----------|
| 08/30/2014 | Initial draft | Kekai Hu |
|            |               |          |
|            |               |          |

## Contents

| 1. | Introc | luction                                      | 4  |
|----|--------|--|----|
| 2. | System | m Requirements                               | 4  |
| 3. | Instal | ling DE5 NetFPGA Board in the Host PC        | 5  |
| 4. | Obtai  | ning DE5 NetFPGA Packet Generator            | 7  |
| 5. | Direc  | tory Contents                                | 7  |
| 6. | Comp   | piling DE5 NetFPGA Packet Generator          | 7  |
| 7. | Testir | ng the DE5 NetFPGA Packet Generator          | 10 |
|    | 7.1.   | Configuring the DE5 NetFPGA Packet Generator | 10 |
|    | 7.2.   | Test Setup – Packet Generator                | 13 |
|    | 7.3.   | Running the Test                             | 13 |
| 8. | Refer  | ence router-Packet generator test setup      | 16 |
| 9. | Refer  | ences  | 17 |

## **1. Introduction**

DE5 NetFPGA packet generator is an open source port of the NetFPGA packet generator on Altera DE5 board. This tutorial describes the steps to download the DE5 NetFPGA packet generator design from the project website, compile the design using Altera Quartus II software, and to verify the packet generator.

DE5 NetFPGA packet generator v1.0 ported NetFPGA 1G design and has been verified at 1Gbps speed. Next versions would target on 10Gbps packet generation.

## 2. System Requirements

To successfully install and test Packet Generator on DE5, you must satisfy the following system requirements.

#### **Operating System Requirements**

Microsoft Windows (Verified with Windows XP)

#### **Software Requirements**

- > Altera Quartus II 13.1 or later and Qsys Builder
- Microsoft Visual Studio 2010
- Jungo Windriver 32bit

#### **Hardware Requirements**

- $\blacktriangleright$  PC with PCIe x8 or x16 slot.
- ➢ Altera DE5 board
- ➢ SFP+ Transceivers
- > 10GbE Duplex Multimode LC/LC Fiber Patch Cable

#### **IP License Requirements**

- > Altera 10G BASE-R PHY IP Core
- Altera 10G Ethernet MAC

Table 1 provides additional information on obtaining the hardware and software necessary to compile DE5 NetFPGA packet generator.

#### **Table 1: Software and Hardware Requirements**

| Requirement                             | Source  |
|---|---|
| Altera Quartus II 13.1 and Qsys Builder | https://www.altera.com/download/softwa<br>re/quartus-ii-se                    |
| Microsoft Visual Studio 2010            | http://www.microsoft.com/visualstudio/e<br>n-us/try                           |
| Jungo Windriver                         | http://www.jungo.com/st/windriver_usb<br>pci_driver_development_software.html |
| Altera DE5 board                        | http://www.terasic.com.tw   |
| Altera 10G Ethernet IP Core             | http://www.altera.com/support/ip/interfac<br>e-protocols/ips-inp-10gbe.html   |

Note: Altera provides a free time limited Open Core Plus core of 10G MAC Ethernet. This core is available as part of the Altera Quartus II software.

## 3. Installing DE5 NetFPGA Board in the Host PC

To operate Altera DE5 in PCI Express mode, perform the following two steps:

1. Enable PCI mode by setting the SW0 switch in **OFF** position as shown in Figure 1.



Figure 1: SW0 switch OFF position

2. Make sure the PCI Express Mode SW7 is switched to x8 mode. Table 2 lists the switch controls and description. Figure 2 shows the default configuration of SW7 on the bottom of the FPGA board.

| Board Reference | Signal Name     | Description   | Default |
|-----------------|-----------------|---|---------|
| SW7.1           | PCIE_PRSNT2n_x1 | On : Enable x1 presence detect<br>Off: Disable x1 presence detect | OFF     |
| SW7.2           | PCIE_PRSNT2n_x4 | On : Enable x4 presence detect<br>Off: Disable x4 presence detect | OFF     |
| SW7.3           | PCIE_PRSNT2n_x8 | On : Enable x8 presence detect<br>Off: Disable x8 presence detect | ON      |

| Fahle  | 2.         | SW7          | PCIA | Control | DIP | Switch |
|--------|------------|--------------|------|---------|-----|--------|
| I able | <b>Z</b> : | <b>S W</b> / | гсте | Control | DIF | Switch |



Figure 2: PCI Express Control DIP Switch

The PCI Express mode does not require a standalone power supply. Instead, the Altera DE5 board can be powered up through the x8 or x16 PCI Express edge connector attached to a PC as shown Figure 3.



Figure 3: PCI Express Mode

## 4. Obtaining DE5 NetFPGA Packet Generator

The NetFPGA packet generator [3]. is a simple packet generator and capture tool for education and research purposes from Stanford University. The DE5 NetFPGA packet generator provides a port of the NetFPGA packet generator on the Altera DE5 platform. Download the gateware and software for DE5 NetFPGA packet generator as bundled as two separate packages:

- Download DE5 NetFPGA Packet Generator project directories package (DE5\_Packet\_Generator.zip) provided by University of Massachusetts, Amherst from [1]. A link to the repository is also available from the project website [1].
- Obtain the DE5 Packet Generator package source code (DE5\_Packet\_Generator\_v1.0.zip), a modified version of Stanford University's NetFPGA packet generator design by sending an e-mail to Professor Russell Tessier (email:tessier@ecs.umass.edu).
- Unzip DE5\_Packet\_Generator.zip and DE5\_Packet\_Generator\_v1.0.zip to the same directory. Unzipping DE5\_Packet\_Generator.zip will create the project directory.
- Unzipping DE5\_Packet\_Generator\_v1.0.zip and copy the source code files in "src" directory to the "src" directory in the DE5\_Packet\_Generator project package.

## 5. Directory Contents

The projects folder contains the following subdirectories:

- src The DE5 Packet Generator reference data path verilog source code files are placed here.
   You need to request these files from Professor Tessier.
- sw It has one subdirectory pcie\_config. 'pcie\_config' contains the Visual Studio software application for configuring the packet generator in PCIe mode.
- phy\_10gbaser and phy\_10gbaser\_sim These two folders include all the Altera 10G Base-R Phy source code files for the 10G Ethernet PHY.

## 6. Compiling DE5 NetFPGA Packet Generator

Compiling the DE5 NetFPGA packet generator requires two separate packages as described in Section 4:

- > DE5 NetFPGA directories package (**DE5\_Packet\_Generator.zip**).
- A modified version of the NetFPGA Packet Generator RTL source files (DE5\_Packet\_Generator\_v1.0.zip).

The detailed compilation steps are described below:

1. Open the DE5\_Ethernet project in Quartus II by double clicking DE5\_ Packet\_Generator.qpf

| DE5_Packet_generator     | 11/22/2012 3:01 PM | QPF File | 1 KB   |
|--------------------------|--------------------|----------|--------|
| DE5_Packet_generator.qsf | 8/22/2014 4:24 PM  | QSF File | 469 KB |

2. Open Qsys builder (Quartus  $\rightarrow$  Tools  $\rightarrow$ qsys)



3. Generate the Qsys System. Load DE5\_Packet\_Generator\_Qsys.qsys into Qsys.



4. Generate the design by click Generate  $\rightarrow$  Generate.



5. Once Qsys system generation is successful, compile the design from Quartus (In Quartus, Processing  $\rightarrow$  Start Compilation).



- 6. Install the DE5 board on the PCIe slot (Section 3). Make sure that the board is also connected to PC via the USB/JTAG cable.
- 7. Download the bit-file generated after the compilation to the target DE5 board by double clicking the "Program Device" in the Task Window.



8. Click Start in the Programmer window to begin download.



9. Reboot the host PC after downloading the bit-file.

## 7. Testing the DE5 NetFPGA Packet Generator

#### 7.1. Configuring the DE5 NetFPGA Packet Generator

The DE5 NetFPGA packet generator can be used only in PCIe mode. After configuring the Altera DE5 board to be used in PCIe mode, the FPGA bit-stream must be downloaded through USB/JTAG cable. Now the packet generator functionality can be tested using the PCIe software.

#### Setting up PCIe software:

We use Jungo's Win Driver [7]. 32-bit to establish communication between the host PC running Windows XP and the Altera DE-5 board. Jungo's Win Driver exposes two APIs (OnRCSlaveWrite and OnRCSlaveRead) to applications to read and write using the PCI Express bus. We have developed a Visual Studio 2010 based application that uses these APIs to read and write the packet generator registers on the DE5 board. This application is available in {project root}\sw\pcie\_config directory. {project root} refers to DE5\_Packet\_Generator project directory.

The file structure of the pcie\_config folder is shown below:

| 🛅 de5_packet_generator_pcie_installation |
|--|
| 🚞 x86                                    |
| 📴 de5_packet_generator_pcie.inf          |
| 酀 de5_packet_generator_pcie.wdp          |
| 🚰 de5_packet_generator_pcie_diag.cpp     |
| 🗐 de5_packet_generator_pcie_files.txt    |
| 🖸 de5_packet_generator_pcie_lib.c        |
| 🔟 de5_packet_generator_pcie_lib.h        |
| 🖻 declares.h                             |
| neg_defines_packet_generator.h           |

Perform the following steps to setup the PCIe software.

- 1. Navigate to {project root}\sw\pcie\_config\x86\msdev\_2010
- 2. Double click on de5\_packet\_generator\_pcie\_diag.sln

de5\_packet\_generator\_pcie\_diag.sln
 de5\_packet\_generator\_pcie\_diag.vcxproj
 de5\_packet\_generator\_pcie\_diag.vcxproj.user
 output.txt
 test.pcap

3. The Visual Studio 2010 window pops up with the following file structure.



- 4. Install WinPcap driver [9]. and WinPcap developer's pack [10]. The developer's pack is installed in the location "C:\WpdPack 4\_0\_2\WpdPack".
- 5. Link Visual Studio with the WinPcap libraries as mentioned below.
- 6. In Visual Studio, under the Configuration Properties  $\rightarrow C/C^{++} \rightarrow$  General tab, add the WinPcap include path to Additional Include Directories.

| pcie_sw_diag Property Pages   |  | ? 🗙   |
|---|--|---|
| Configuration: Active(Debug)  | Platform: Active(Win32)  | Configuration Manager   |
| Configuration: Active(Debug)  Configuration Properties Configuration Properties General Debugging VC++ Directories C/C++ C/C++ Clinker Manifest Tool SML Document Generator Browse Information Build Events Custom Build Step Code Analysis | Platform: Active(Win32) Additional Include Directories \$(WD_BASEDIR);\$(WIND_BASEDIR);\$(WIND_BASEDIR);\$(WIND_BASEDIR);\$(WD_BAS | Configuration Manager<br>D_BASEDIR)/include;C:\win<br>Edit And Continue (/ZI) |
|   | Ad OK Cancel (//[path])  | ni-colons if more than one.<br>Cancel Apply                                   |

7. Under the Configuration Properties → Linker → General tab, add the WinPcap library path to Additional Library Directories.

| pcie_sw_diag Property Pages   |   | ? 🗙   |
|---|---|---|
| Configuration: Active(Debug)  | Platform: Active(Win32)                               | Configuration Manager                                   |
| Common Properties     Configuration Properties     General              | Output File<br>Show Progress<br>Version               | .\ <b>Debug/pcie_sw_diag.exe</b><br>Not Set             |
| ···· Debugging<br>···· VC++ Directories<br>■·· C/C++                    | Enable Incremental Linking<br>Suppress Startup Banner | Yes (/INCREMENTAL)<br>Yes (/NOLOGO)                     |
| General   | Register Output<br>Per-user Redirection               | No<br>No  |
| Manifest File<br>Debut<br>Syster  | Additional Library Directories                        | \$(WD_BASEDIR)\\ID\x86;L:\winpcap\WpdPack_<br>Yes<br>No |
| Optim<br>Ember<br>Advar<br>Comm<br>G(Winpcap)WpdP2                      | D\x86<br>lck_4_1_2\WpdPack\Lib                        |   |
| XML Docu     XML Docu     Browse In     Inherited values:     Custom Bu |   |   |
| Code Ana  |   | <pre>/ path (/LIBPATH:folder)</pre>                     |
| Inherit from pare   | ent or project defaults Macro                         | cel OK Cancel Apply                                     |

8. Under the Configuration Properties → Linker → Input tab, add the two main WinPcap libraries (wpcap.lib & Packet.lib) to Additional Dependencies.

| pcie_sw_diag Property Pages   |   | ? 🗙  |
|---|---|--|
| Configuration: Active(Debug)  | Platform: Active(Win32)   | Configuration Manager                            |
| <ul> <li>Common Properties</li> <li>Configuration Properties</li> <li>General</li> <li>Debugging</li> <li>WC++ Directories</li> <li>C/C++</li> <li>Linker</li> <li>General</li> <li>Input</li> <li>Manifest File</li> <li>Debugging</li> <li>System</li> <li>Optimization</li> <li>Embedded IDL</li> <li>Advanced</li> <li>Command Line</li> <li>Manifest Tool</li> <li>XML Document Generator</li> <li>Browse Information</li> <li>Build Events</li> <li>Custom Build Step</li> <li>Code Analysis</li> </ul> | Additional Dependencies<br>Ignore All Default Libraries<br>Ign<br>Mod<br>Add<br>Emt<br>For<br>Delt<br>Ass<br>Inherited values:<br>kernel32.lib<br>user32.lib<br>packet.lib<br>Condices<br>Inherited values:<br>kernel32.lib<br>user32.lib<br>user32.lib<br>winspool.lib<br>condig32.lib<br>V Inherit from parent or project defaults<br>Additional Dependencies<br>Specifies additional items to add to the link comman | wdapi1031.lib;odbc32.lib;odbccp32.lib;wpcap.lib; |
|   |   | OK Cancel Apply                                  |

9. Under the Configuration Properties → Debugging tab, add the files (test.pcap and output.txt) required for running the test.

| pcie_sw_diag Property Pages  |                         | ? 🛛                      |
|------------------------------|-------------------------|--------------------------|
| Configuration: Active(Debug) | Platform: Active(Win32) | Configuration Manager    |
| Common Properties            | Debugger to launch:     |                          |
| Configuration Properties     | Local Windows Debugger  | ▼                        |
| Debugging                    | Command                 | \$(TargetPath)           |
| C/C++ Directories            | Command Arguments       | test.pcap output.txt 🛛 💙 |
|                              | Working Directory       | \$(ProjectDir)           |
| Manifest Tool                | Attach                  | No                       |
| XML Document Generator       | Debugger Type           | Auto                     |
| Browse Information           | Environment             |                          |
|                              | Merge Environment       | Yes                      |
| E Custom Build Step          | SQL Debugging           | No                       |
| Code Analysis                |                         |                          |

10. Rebuild the design: In Visual Studio, click Build  $\rightarrow$  Rebuild Solution.

| Build | Debug            | Team | Data | Tools | Architecture | Τe |
|-------|------------------|------|------|-------|--------------|----|
| ₩     | Build Solu       | tion |      |       | F7           |    |
|       | Rebuild Solution |      |      |       | Ctrl+Alt+F7  |    |
|       | Clean Solution   |      |      |       |              |    |

The DE5 NetFPGA packet generator can be tested once the packet generator bit-file has been downloaded into the FPGA by sending sample packets and collecting the packets back in a loopback formation. The user can load a custom PCAP file into the DE5 NetFPGA packet generator (test.pcap) and subsequently transmit the packets in the PCAP file at user defined rates through DE5 NetFPGA ports.

#### 7.2. Test Setup – Packet Generator

- 1. Install the DE5 board in the PCIe slot and connect the Ethernet cable in loopback formation as shown in Figure 4.
- 2. Download the bit-file on the DE5 board through the JTAG cable and restart the PC
- **3.** Setup the PCIe software in Visual Studio.
- 4. Configure the required input parameters (rate, iterations, MAC queue) in the {project root}\sw\pcie\_config\declares.h file.
- 5. Rebuild the design

#### 7.3. Running the Test

A pcap file is provided {pcie\_config/x86/msdev\_2010/test.pcap} for testing. The packet generator is configured in loopback according to Figure 4. The experimental setup is shown in Figure 5.







Figure 5: Packet Generator Experimental Setup

Run the packet generator by clicking on Start Debugging in Visual Studio as shown in Figure 6. This command sends packets through the specific Ethernet interface queue (MAC\_ENABLE) at a user defined rate (RATE\_MAC) with a user defined delay (DELAY\_MAC) for a specific number of iterations (ITER\_MAC). All the parameters (MAC\_ENABLE, etc) are defined in the declares.h file.



Figure 6: Start Debugging

#### **Example:**

To test packet transmission with 32 packets at line rate (1Gbps) through queue 2, use the following input parameters:

```
# define RATE_MAC0 = 0;
# define RATE_MAC1 = 0;
# define RATE_MAC2 = 1000000;
# define RATE_MAC3 = 0;
# define ITER_MAC0 = 0;
# define ITER_MAC1 = 0;
# define ITER_MAC2 = 32;
# define ITER_MAC3 = 0;
# define MAC_ENABLE = 2;
```

When the topology as shown in Figure 4 is used, the forwarded packets are captured at queue 3 of the DE5 NetFPGA packet generator. The packet capture statistics is observed in **pcie\_config/x86/msdev\_2010/output.txt** as shown in Figure 7.

| 📕 output.txt - Notepad   |      | × |
|--|------|---|
| File Edit Format View Help   |      |   |
| Transmit statistics:   |      | ^ |
| MAC Queue : 2<br>Packets: 32<br>Completed iterations: 32<br>Receive statistics:<br>==============  |      |   |
| MAC Queue : 0<br>Packets: 0<br>MAC Queue : 1   |      |   |
| Packets: 0   |      |   |
| MAC Queue : 2<br>Packets: 0  |      |   |
| MAC Queue : 3<br>Packets: 32<br>Bytes: 3520<br>Time: 0.000033 s<br>Rate: 850.241577 Mbps (packet data only)<br>Rate: 1.004831 Gbps (including preamble/inter-packet) | gap) |   |
| <u>«</u>   | >    |   |

Figure 7: Sample packet capture at line rate (1Gbps)

## 8. Reference router-Packet generator test setup

The test setup for testing the DE5 NetFPGA reference router-packet generator system is illustrated in Figure 8.



Figure 8: DE5 NetFPGA Reference router-Packet generator setup

The steps for testing the above test topology are explained below.

- 1. Connect Reference router and Packet generator as per Figure 8
- 2. Setup the reference router as per DE5 reference router user guide
- 3. Setup the packet generator
- 4. Run the PCIe software
- 5. Observe the output from the **output.txt** file

## 9. References

- [1]. DE5 NetFPGA Project Web, <u>http://www.ecs.umass.edu/ece/tessier/rcg/netfpga-de5/index.html</u>
- [2]. NetFPGA Project, <u>http://netfpga.org/</u>
- [3]. NetFPGA packet generator http://netfpga.org/foswiki/bin/view/NetFPGA/OneGig/Projects/PacketGenerator
- [4]. Altera 10G Ethernet MAC, <u>http://www.altera.com/literature/ug/10Gbps\_MAC.pdf</u>.
- [5]. Altera PCI Express, <u>http://www.altera.com/literature/ug/ug\_pci\_express.pdf</u>
- [6]. Altera PCI Express Wiki, http://www.alterawiki.com/wiki/PCI Express in Qsys Example Designs
- [7]. Jungo USB Driver, <u>http://www.jungo.com/st/windriver\_windows.html</u>
- [8]. Terasic Technologies, <u>http://www.terasic.com.tw/en/</u>
- [9]. WinPcap for Windows, <u>http://www.winpcap.org/install/default.htm</u>
- [10]. WinPcap Developer Resources, <u>http://www.winpcap.org/devel.htm</u>
- [11]. Altera Quartus II 13.1 and Qsys Builder, <u>https://www.altera.com/download/software/quartus-</u> <u>ii-se</u>
- [12]. Microsoft Visual Studio 2010, <u>http://www.microsoft.com/visualstudio/en-us/try</u>