README_turbo

This design implements a turbocoded ASOVA decoder.
The main file is turboSRAM.v
A verilog testbench is provided in the file turboSRAM.vt

Input Vectors are preloaded into the design.