# ECE 669

# **Parallel Computer Architecture**

Lecture 21

Routing



## Outline

- ° Routing
- ° Switch Design
- Flow Control
- Case Studies

## Routing algorithm determines

- which of the possible paths are used as routes
- how the route is determined
- ° Issues:
  - Routing mechanism
    - arithmetic
    - source-based port select
    - table driven
    - general computation
  - Properties of the routes
  - Deadlock free

#### need to select output port for each input packet

• in a few cycles

#### <sup>°</sup> Simple arithmetic in regular topologies

• ex: Dx, Dy routing in a grid

-	west (-x)	<b>D</b> x < 0
---	-----------	----------------

- east (+x) **D**x > 0
- south (-y) Dx = 0, Dy < 0
- north (+y) Dx = 0, Dy > 0
- processor  $\mathbf{D}\mathbf{x} = \mathbf{0}, \mathbf{D}\mathbf{y} = \mathbf{0}$
- Reduce relative address of each dimension in order
  - Dimension-order routing in k-ary n-cubes
  - Routing in hypercubes



#### Source-based

- message header carries series of port selects
- used and stripped en route
- CRC? Packet Format?
- CS-2, Myrinet, MIT Artic

## ° Table-driven

• message header carried index for next port at next switch

- o = R[i]

table also gives index for following hop

- o, l' = R[i ]

• ATM, HPPI

## <sup>°</sup> Deterministic

route determined by (source, dest), not intermediate state (i.e. traffic)

## <sup>°</sup> Adaptive

- route influenced by traffic along the way
- ° Minimal
  - only selects shortest paths

## Deadlock free

no traffic pattern can lead to a situation where no packets move forward

#### **Deadlock Freedom**

- <sup>°</sup> How can it arise?
  - necessary conditions:
    - shared resource
    - incrementally allocated
    - non-preemptible
  - think of a channel as a shared resource that is acquired incrementally
    - source buffer then dest. buffer
    - channels along a route
- How do you avoid it?
  - constrain how channel resources are allocated
  - ex: dimension order
- How do you prove that a routing algorithm is deadlock free



- resources are logically associated with channels
- messages introduce dependences between resources as they move forward
- need to articulate the possible dependences that can arise between channels
- show that there are no cycles in Channel Dependence Graph
  - find a numbering of channel resources such that every legal route follows a monotonic sequence
- > no traffic pattern can lead to deadlock

network need not be acyclic, on channel dependence graph

Thm: x,y routing is deadlock free

## ° Numbering

- +x channel (i,y) -> (i+1,y) gets i
- similarly for -x with 0 as most positive edge
- +y channel (x,j) -> (x,j+1) gets N+j
- similary for -y channels
- any routing sequence: x direction, turn, y direction is increasing



## Consider other topologies

- butterfly?
- tree?
- fat tree?
- Any assumptions about routing mechanism? amount of buffering?
- What about wormhole routing on a ring?



#### **Deadlock free wormhole networks?**

- Basic dimension order routing techniques don't work for k-ary n-cubes
  - only for k-ary n-arrays (bi-directional)
- <sup>°</sup> Idea: add channels!
  - provide multiple "virtual channels" to break the dependence cycle
  - good for BW too!



• Do not need to add links, or xbar, only buffer resources

#### **Breaking deadlock with virtual channels**



- Given any bidirectional network
- Construct a spanning tree
- Number of the nodes increasing from leaves to roots
- UP increase node numbers
- ° Any Source -> Dest by UP\*-DOWN\* route
  - up edges, single turn, down edges
- Performance?
  - Some numberings and routes much better than others
  - interacts with topology in strange ways

## **Turn Restrictions in X,Y**



- XY routing forbids 4 of 8 turns and leaves no room for adaptive routing
- Can you allow more turns and still be deadlock free

#### **Minimal turn restrictions in 2D**





- Can route around failures or congestion
- ° Can combine turn restrictions with virtual channels

- ° R: C x N x S -> C
- Essential for fault tolerance
  - at least multipath
- <sup>°</sup> Can improve utilization of the network
- Simple deterministic algorithms easily run into bad permutations



- <sup>o</sup> fully/partially adaptive, minimal/non-minimal
- ° can introduce complexity or anomolies
- little adaptation goes a long way!



### How do you build a crossbar









- ° Independent routing logic per input
  - FSM
- ° Scheduler logic arbitrates each output
  - priority, FIFO, random
- ° Head-of-line blocking problem

#### **Output Buffered Switch**



<sup>°</sup> How would you build a shared pool?

## **Example: IBM SP vulcan switch**



 Many gigabit ethernet switches use similar design without the cut-through

## **Output scheduling**



- ° n independent arbitration problems?
  - static priority, random, round-robin
- ° simplifications due to routing algorithm?
- <sup>°</sup> general case is max bipartite matching

### **Stacked Dimension Switches**

 Dimension order on 3D cube?

° Cube connected cycles?



## **Flow Control**

#### <sup>o</sup> What do you do when push comes to shove?

- ethernet: collision detection and retry after delay
- FDDI, token ring: arbitration token
- TCP/WAN: buffer, drop, adjust rate
- any solution must adjust to output rate
- Link-level flow control



° Short Links



- ° long links
  - several flits on the wire



## **Smoothing the flow**



<sup>o</sup> How much slack do you need to maximize bandwidth?

## Example: T3D

Read Req - no cache - cache - prefetch - fetch&inc	Read Resp	Read Resp - cached	Write Req - Proc - BLT 1 - fetch&inc	Write Req - proc 4 - BLT 4	Write Resp	BLT Read Req
Route Tag	Route Tag	Route Tag	Route Tag	Route Tag	Route Tag	Route Tag
Dest PE	Dest PE	Dest PE	Dest PE	Dest PE	Dest PE	Dest PE
Command	Command	Command	Command	Command	Command	Command
Addr 0	Word 0	Word 0	Addr 0	Addr 0	· · · · · ·	Addr 0
Addr 1		Word 1	Addr 1	Addr 1		Addr 1
	$\mathbf{\lambda}$	Word 2	Src PE	Src PE		Src PE
<u></u>		Word 3	Word 0	Word 0		Addr 0
			Word 1		Addr 1	
			Word 2			
Pack	et Type req/	resp cooma	nd	Word 3		
	3 1	8				

- 3D bidirectional torus, dimension order (NIC selected), virtual cut-through, packet sw.
- ° 16 bit x 150 MHz, short, wide, synch.
- ° rotating priority per output
- logically separate request/response
- ° 3 independent, stacked switches
- ° 8 16-bit flits on each of 4 VC in each directions

April 15, 2004

# Example: SP



- 8-port switch, 40 MB/s per link, 8-bit phit, 16-bit flit, single 40 MHz clock
- packet sw, cut-through, no virtual channel, source-based routing
- variable packet <= 255 bytes, 31 byte fifo per input, 7 bytes per output, 16 phit links
- ° 128 8-byte 'chunks' in central queue, LRU per output
- ° run in shadow mode

ECE669 L21: Routing

#### Summary

#### Routing Algorithms restrict the set of routes within the topology

- simple mechanism selects turn at each hop
- arithmetic, selection, lookup
- Deadlock-free if channel dependence graph is acyclic
  - limit turns to eliminate dependences
  - add separate channel resources to break dependences
  - combination of topology, algorithm, and switch design
- <sup>°</sup> Deterministic vs adaptive routing
- ° Switch design issues
  - input/output/pooled buffering, routing logic, selection logic
- Flow control
- ° Real networks are a 'package' of design choices