ECE 669

Parallel Computer Architecture

Lecture 2

Architectural Perspective



Overview


- Increasingly attractive
 - Economics, technology, architecture, application demand
- Increasingly central and mainstream
- Parallelism exploited at many levels
 - Instruction-level parallelism
 - Multiprocessor servers
 - Large-scale multiprocessors ("MPPs")
- Focus of this class: multiprocessor level of parallelism
- Same story from memory system perspective
 - Increase bandwidth, reduce average latency with many local memories
- [°] Spectrum of parallel architectures make sense
 - Different cost, performance and scalability

Review

- Parallel Comp. Architecture driven by familiar technological and economic forces
 - application/platform cycle, but focused on the most demanding applications
 - hardware/software learning curve




- More attractive than ever because 'best' building block - the microprocessor - is also the fastest BB.
- History of microprocessor architecture is parallelism
 - translates area and denisty into performance
- ° The Future is higher levels of parallelism
 - Parallel Architecture concepts apply at many levels
 - Communication also on exponential curve
- => Quantitative Engineering approach



- Micro on a chip makes it natural to connect many to shared memory
 - dominates server and enterprise market, moving down to desktop
- Faster processors began to saturate bus, then bus technology advanced
 - today, range of sizes for bus-based systems, desktop to large servers


What about Multiprocessor Trends?



- Divergence between memory capacity and speed even more pronounced
 - Capacity increased by 1000x from 1980-95, speed only 2x
 - Gigabit DRAM by c. 2000, but gap with processor speed much greater
- [°] Larger memories are slower, while processors get faster
 - Need to transfer more data in parallel
 - Need deeper cache hierarchies
 - How to organize caches?
- Parallelism increases effective size of each level of hierarchy, without increasing access time
- Parallelism and locality within memory systems too
 - New designs fetch many bits within memory chip; follow with fast pipelined transfer across narrower interface
 - Buffer caches most recently accessed data
- [°] Disks too: Parallel disks plus caching


- Commodity microprocessors not only fast but CHEAP
 - Development costs tens of millions of dollars
 - BUT, many more are sold compared to supercomputers
 - Crucial to take advantage of the investment, and use the commodity building block
- Multiprocessors being pushed by software vendors (e.g. database) as well as hardware vendors
- Standardization makes small, bus-based SMPs commodity
- ^o Desktop: few smaller processors versus one larger one?
- Multiprocessor on a chip?

Raw Parallel Performance: LINPACK




- Even vector Crays became parallel
 - X-MP (2-4) Y-MP (8), C-90 (16), T94 (32)
- ° Since 1993, Cray produces MPPs too (T3D, T3E)


Old view: Divergent architectures, no predictable pattern of growth.



• Uncertainty of direction paralyzed parallel software development!




- Parallel architectures tied closely to programming models
 - Divergent architectures, with no predictable pattern of growth.
 - Mid 80s revival



Look at major programming models

- Where did they come from?
- What do they provide?
- How have they converged?
- Extract general structure and fundamental issues
- Reexamine traditional camps from new perspective



- Conceptualization of the machine that programmer uses in coding applications
 - How parts cooperate and coordinate their activities
 - Specifies communication and synchronization operations

Multiprogramming


- no communication or synch. at program level
- ° Shared address space
 - like bulletin board

^o Message passing

• like letters or phone calls, explicit point to point

• Data parallel:


- more regimented, global actions on data
- Implemented with shared address space or message passing




- Memory capacity increased by adding modules
- I/O by controllers and devices
- Add processors for processing!
 - For higher-throughput multiprogramming, or parallel programs

Historical Development

- "Mainframe" approach
 - Motivated by multiprogramming
 - Extends crossbar used for Mem and I/O
 - Processor cost-limited => crossbar
 - Bandwidth scales with p
 - High incremental cost
 - use multistage instead
- ° "Minicomputer" approach
 - Almost all microprocessor systems have bus
 - Motivated by multiprogramming, TP
 - Used heavily for parallel computing
 - Called symmetric multiprocessor (SMP)
 - Latency larger than for uniprocessor
 - Bus is bandwidth bottleneck
 - caching is key: coherence problem
 - Low incremental cost





- Any processor can directly reference any memory location
- Any I/O controller any memory

- ^o Operating system can run on any processor, or all.
 - OS uses shared memory to coordinate
- Communication occurs implicitly as result of loads and stores
- What about application processes?


Process = address space plus thread of control

- Virtual-to-physical mapping can be established so that processes shared portions of address space.
 - User-kernel or multiple processes

Multiple threads of control on one address space.


- Popular approach to structuring OS's
- Now standard application capability
- Writes to shared address visible to other threads
 - Natural extension of uniprocessors model
 - conventional memory operations for communication
 - special atomic operations for synchronization
 - also load/stores


Structured Shared Address Space



- Add hoc parallelism used in system code
- Most parallel applications have structured SAS
- Same program on each processor
 - shared variable X means the same thing to each thread

Engineering: Intel Pentium Pro Quad






- All coherence and multiprocessing glue in processor module
- Highly integrated, targeted at high volume
- Low latency and bandwidth

Engineering: SUN Enterprise






Proc + mem card - I/O card

- 16 cards of either type
- All memory accessed over bus, so symmetric
- Higher bandwidth, higher latency bus

Scaling Up




"Dance hall"

Distributed memory


- Problem is interconnect: cost (crossbar) or bandwidth (bus)
- Dance-hall: bandwidth still scalable, but lower cost than crossbar
 - latencies to memory uniform, but uniformly large
- Distributed memory or non-uniform memory access (NUMA)
 - Construct shared address space out of simple message transactions across a general-purpose network (e.g. read-request, read-response)
- Caching shared (particularly nonlocal) data?

Engineering: Cray T3E




- Scale up to 1024 processors, 480MB/s links
- Memory controller generates request message for non-local references
- No hardware mechanism for coherence
 - SGI Origin etc. provide this

- Complete computer as building block, including I/O
 - Communication via explicit I/O operations
- Programming model
 - direct access only to private address space (local memory),
 - communication via explicit messages (send/receive)
- High-level block diagram
 - Communication integration?
 - Mem, I/O, LAN, Cluster
 - Easier to build and scale than SAS



- Programming model more removed from basic hardware operations
 - Library or OS intervention




- Send specifies buffer to be transmitted and receiving process
- Recv specifies sending process and application storage to receive into
- Memory to memory copy, but need to name processes
- Optional tag on send and matching rule on receive
- User process names local data and entities in process/tag space too
- In simplest form, the send/recv match achieves pairwise synch event
 - Other variants too
- Many overheads: copying, buffer management, protection

Evolution of Message-Passing Machines

° Early machines: FIFO on each link

- HW close to prog. Model;
- synchronous ops
- topology central (hypercube algorithms)





CalTech Cosmic Cube (Seitz, CACM Jan 95)

Diminishing Role of Topology


Shift to general links

- DMA, enabling non-blocking ops
 - Buffered by system at destination until recv
- Store & forward routing


Diminishing role of topology

- Any-to-any pipelined routing
- node-network interface dominates communication time


- Simplifies programming
- Allows richer design space
 - grids vs hypercubes



Intel iPSC/1 -> iPSC/2 -> iPSC/860




Example Intel Paragon



Building on the mainstream: IBM SP-2

- Made out of essentially complete RS6000 workstations
- Network interface integrated in I/O bus (bw limited by I/O bus)





General interconnection network formed form 8-port switches

Berkeley NOW



- 100 Sun Ultra2 workstations
- Inteligent network interface
 - proc + mem
- Myrinet Network
 - 160 MB/s per link
 - 300 ns per hop

- Evolution and role of software have blurred boundary
 - Send/recv supported on SAS machines via buffers
 - Page-based (or finer-grained) shared virtual memory
- Hardware organization converging too
 - Tighter NI integration even for MP (low-latency, high-bandwidth)
- Even clusters of workstations/SMPs are parallel systems
 - Emergence of fast system area networks (SAN)

 Programming models distinct, but organizations converging

- Nodes connected by general network and communication assists
- Implementations also converging, at least in high-end machines