| |
Thesis
2008
2007
2006
2005
2004 2003
2002 2001
2000 More
Talks
Thesis:
- Yao Guo Compiler-Assisted Hardware-Based Data Prefetching For Next Generation Processors,
PHD Thesis, May 2007 [PDF]
- Mahmoud Ben Naser Data Mmemory Subsystem Resilient to Process Variations,
PHD Thesis, Janunary 2008 [PDF]
2008:
- Pritish Narayanan, Teng Wang, Michael Leuchtenburg, Csaba Andras Moritz Image Processing Architecture for Semiconductor Nanowire based Fabrics,
accepted by IEEE 8th International Conference on Nanotechnology, 2008 [PDF]
- Pritish Narayanan, Michael Leuchtenburg, Teng Wang, Csaba Andras Moritz CMOS Control Enabled Single-Type FET NASIC,
Best Paper Award, IEEE Computer Society Annual Symposium on VLSI 2008 , 2008 [PDF][extended PDF]
- Teng Wang, Pritish Narayanan, Michael Leuchtenburg, Csaba Andras Moritz NASICs: A Nanoscale Fabric for Nanoscale Microprocessors,
IEEE International Nanoelectronics Conference (INEC) , 2008 [PDF]
- Pritish Narayanan, Teng Wang, Michael Leuchtenburg, Csaba Andras Moritz Comparison of Analog and Digital Nano-Systems: Issues for the Nano-Architect,
IEEE International Nanoelectronics Conference (INEC) , 2008 [PDF]
2007:
- Yao Guo, Vladimir Vlassov, Raksit Ashok, Richard Weiss, Csaba Andras Moritz Synchronization Coherence: A Transparent Hardware Mechanism for Cache Coherence and Fine-Grained Synchronization,
accepted by Journal of Parallel and Distributed Computing (JPDC), 2007 [PDF]
- Teng Wang, Pritish Narayanan, and Casaba Andras Moritz Combining 2-level Logic Families in Grid-based Nanoscale Fabrics,
accepted by IEEE/ACM Symposium on Nanoscale Architectures(NanoArch'07), Oct. 2007 [PDF]
- Csaba Andras Moritz, Teng Wang, Pritish Narayanan, Michael Leuchtenburg, Yao Guo, Catherine Dezan, and Mahmoud Bennaser Fault-Tolerant Nanoscale Processors on Semiconductor Nanowire Grids,
IEEE Transactions on Circuits and Systems I, special issue on Nanoelectronic Circuits and Nanoarchitectures, vol. 54, iss. 11, pp. 2422-2437, November 2007 [PDF]
- Mahmoud Ben-Naser, Yao Guo, Csaba Andras Moritz Designing Memory Subsystems Resilient to Process Variations,
IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2007), Brzail, May 2007 [PDF]
2006:
- Mahmoud Bennaser, Csaba Andras Moritz, Power and Failure Analysis of Cam Cells Due to Process Variations,
Proc. of 13th IEEE International Conference on Electronics, Circuits and Systems (ICECS'06), Nice, France, Dec. 2006. [PDF]
- Teng Wang, Mahmoud Ben-Naser, Yao Guo, Csaba Andras Moritz, Combining Circuit Level and System Level Techniques for Defect-Tolerant Nanoscale Architectures,
2nd IEEE International Workshop on Defect and Fault Tolerant Nanoscale Architectures (NanoArch 2006), Boston, MA, Jun. 2006. [PDF]
- Csaba Andras Moritz, Teng Wang, Towards Defect-tolerant Nanoscale Architectures,
Invited Paper, IEEE Nano2006, 2006. [PDF]
- Teng Wang, Mahmoud Ben-Naser, Yao Guo, Csaba Andras Moritz, Self-Healing Wire-Streaming Processors on 2-D Semiconductor Nanowire Fabrics,
NSTI (Nano Science and Technology Institute) Nanotech 2006, Boston, MA, May 2006.
[PDF]
- Huaping Wang, Yao Guo, Israel Koren, C. Mani Krishna, Compiler-Based Adaptive Fetch Throttling for Energy Efficiency,
Proc. of the 2006 IEEE International Symposium on Performance Analysis of Systems and Software(ISPASS'06), Austin, TX, Mar 2006. [PDF]
2005:
- Yao Guo, Mahmoud Ben-Naser, Csaba Andras Moritz, PARE:
A Power-Aware Data Prefetching Engine, Proc. of
International Symposium on Low Power Electronics and Design
(ISLPED'05), San Diego, CA, Aug 2005. [PDF]
- Teng Wang, Mahmoud Ben-Naser, Yao Guo, Csaba Andras Moritz, Wire-Streaming Processors on 2-D Nanowire Fabrics,
NSTI (Nano Science and Technology Institute) Nanotech 2005, California, May 2005.
[PDF] [Extended
Version]
2004:
(back to top)
- Yao Guo, Saurabh Chheda, Israel Koren, C. Mani Krishna,
and Csaba Andras Moritz, Energy-Aware Data Prefetching for General-Purpose Programs,
Proc. of PACS'04 Workshop on Power-Aware Computer Systems,
Micro-37, Dec. 2004; to be appeared on Lecture Notes in
Computer Science. [PDF]
- Yao Guo, Saurabh Chheda, Israel Koren, C. Mani Krishna,
and Csaba Andras
Moritz, Energy Characterization of Hardware-Based Data Prefetching,
Proc. of the IEEE Intl. Conference on Computer Design (ICCD'04), pp. 518-523, Oct. 2004.
[PDF]
- Csaba Andras Moritz, Teng Wang, Latching on the Wire and Pipelining in Nanoscale Designs,
3rd Workshop on Non-Silicon Computation (NSC-3), ISCA'04, Germany, Jun 2004.
[PDF]
- Raksit Ashok, Saurabh Chheda, Csaba Andras Moritz,
Coupling Compiler-Enabled and Conventional Memory Accessing for Energy Efficiency, ACM Transactions on Computer
Systems (TOCS), Vol 22, No. 2, pp. 180-213, May 2004. [PDF]
- Teng Wang, Zhenghua Qi, Csaba Andras Moritz, Opportunities and Challenges in Application-Tuned Circuits and Architectures Based on Nanodevices,
Proceedings of the First Conference on Computing Frontiers,
pp. 503 - 511, Italy, Apr 2004. [PDF]
- Saurabh Chheda, Osman Unsal, Israel Koren, Mani Krishna, Csaba Andras Moritz,
Combining compiler and runtime IPC predictions to
reduce energy in next generation architectures,
Proceedings of the First Conference on Computing Frontiers,
pp. 240 - 254, Italy, Apr
2004. [PDF]
- Osman S. Unsal, Israel Koren, C. Mani Krishna, Csaba Andras Moritz,
Cool-Fetch: A Compiler-Enabled IPC Estimation Based Framework for
Energy Reduction, Proc. of the 8th Annual Workshop on
Interaction between Compilers and Computer Architecture
(INTERACT-8), in conjunction with 10th International Symposium on High-Performance Computer Architecture (HPCA-10),
pp. 43-52, Feb 2004.
[PS] [PDF]
2003:
(back to top)
- Yao Guo, Saurabh Chheda, Csaba Andras Moritz, Runtime Biased Pointer Analysis and Its Application on Energy Efficiency,
Proc. of Workshop on Power-Aware Computer Systems (PACS'03), Micro-36, Dec. 2003,
San Diego, CA;
also in Lecture Notes in Computer Science, Vol. 3164,
pp. 1-12, Springer 2004, ISBN 3-540-24031-4.
[PDF]
- Chris Cowell, Csaba Andras Moritz, Wayne Burlesson, Improved Modeling and Data-Migration for Dynamic Non-Uniform Cache Access.
In WDD2 2003 organized in conjunction with ISCA 2003.
[PDF]
- Osman S. Unsal, Raksit Ashok, Israel Koren, C. Mani
Krishna, Csaba Andras Moritz, Cool-Cache: A
compiler-enabled energy efficient data caching framework for
embedded/multimedia processors,
ACM Transactions on Embedded Computing Systems (TECS),
Special issue on power-aware embedded
computing, Vol. 2, No. 3, pp. 373-392, Aug 2003.
[PDF]
- Osman S. Unsal, Zhenlin Wang, Israel Koren, C. Mani
Krishna, Csaba A. Moritz,
An Analysis of Scalar Memory Accesses in Embedded and Multimedia Systems,
Chapter 13 in High Performance Memory Systems, Springer
Verlag, 2003. [PDF]
2002:
(back to top)
- Osman S. Unsal, Israel Koren, C. Mani Krishna, Csaba Andras Moritz,
Cool-Fetch: Compiler-Enabled Power-Aware Fetch Throttling,
in IEEE Computer Architecture Letters, Vol. 1, May 2002.
[PS] [PDF]
- Raksit Ashok, Saurabh Chheda, Csaba Andras Moritz,
Cool-Mem: Combining Statically Speculative Memory Accessing with Selective Address Translation for Energy Efficiency,
in
Proceedings of the 10th
international conference on Architectural Support for
Programming Languages and Operating Systems (ASPLOS 2002),
pp. 133-143, San Jose, CA, Oct 2002. [PDF]
- Osman S. Unsal, Israel Koren, C. Mani Krishna, Csaba
Andras Moritz, The Minimax Cache: An Energy-Efficient
Framework for Media Processors, in Proc. of the 8th
International Symposium on High-Performance Computer
Architecture (HPCA-8), Cambridge, MA, pp. 131-140, February
2002. [PS]
[PDF]
2001:
(back to top)
- Osman S. Unsal, Israel Koren, C. Mani Krishna, Csaba Andras Moritz,
Cool-Cache for Hot Multimedia, in Proc. of the 34th Annual
International Symposium on Microarchitecture (MICRO-34),
Austin, TX, pp. 274-283, December 2001.
[PS] [PDF]
- Osman S. Unsal, Zhenlin Wang, Israel Koren, C. Mani Krishna, Csaba Andras Moritz
On Memory Behavior of Scalars in Embedded Multimedia Systems, Workshop on Memory Performance Issues, ISCA,
Goteborg, Sweden, June 2001. [PS]
[PDF]
- Csaba Andras Moritz, Matt Frank, Saman Amarasinghe,
FlexCache: A Framework for Flexible Compiler Generated Data Caching, appears in Lecture Notes of computer Science, Springer -Verlag
(Extended version of IRAM paper), 2001. [PS]
- Mandeep Singh, Prashant Jain, Santosh Thampuran, Arun Ramanathan, Russ Tessier, Csaba Andras Moritz,
Short Range Wireless Connectivity for Next Generation Architectures,
Invited paper, appears in PDPTA, Las Vegas, NV, 2001.
[PS]
- Rajnish Prasad, Csaba Andras Moritz,
Efficient Search Techniques in the Billion Transistor Era,
Invited paper, appears in PDPTA, Las Vegas, NV, 2001.
[PS]
- Raksit Ashok, Osman S. Unsal, Vijaya R. Lakamraju, Csaba Andras Moritz,
Network Software: From NCP To Ubiquitious Computing,
Encyclopedia Of Life Support Systems, 2001.
- Saurabh Chheda, Jeevan Kumar Chittamuru, Csaba Andras Moritz,
Memory Systems: Overview and Trends,
Encyclopedia Of Life Support Systems, 2001.
- Csaba Andras Moritz, Matthew I. Frank, LOGPC: Modeling Network Contention in Message-Passing Programs,
IEEE Transactions on Parallel and Distributed Systems, Vol. 12, No.
4, pp. 404 - 415, April 2001.
[PDF]
- Csaba Andras Moritz, Donald Yeung, Anant Agarwal,
SimpleFit: a Framework for Analyzing Design Tradeoffs in Raw Architectures,
IEEE Transactions on Parallel and Distributed Systems, Vol. 12, No.
7, pp. 730 - 742, July 2001.
[PDF]
- Khalid Al-Tawil, Csaba Andras Moritz,
Performance Modeling and Evaluation of MPI,
Journal of Parallel and Distributed Computing,
Vol. 61, pp. 202-223, 2001.
[PS]
2000 and before:
(back to top)
- Csaba Andras Moritz, Matt Frank, Saman Amarasinghe,
FlexCache: A Framework for Flexible Compiler Generated Data Caching, proceedings of the 2-nd Intelligent
Memory Workshop, IRAM00, Cambridge, MA, Nov 2000.
- Csaba Andras Moritz, Matthew Frank, Walter Lee,and Saman Amarasinghe,
Hot Pages: Software Caching for Raw Microprocessors,
MIT-LCS Technical Memo LCS-TM-599, Aug 1999.
[Compressed Postscript]
[PS]
[PDF]
- Jonathan Babb, Martin Rinard, Csaba Andras Moritz, Walter Lee, Matthew Frank, Rajeev Barua, and Saman Amarasinghe,
Parallelizing Applications into Silicon,
The 7th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
FCCM'99, Napa, California, April 1999.
[Compressed Postscript]
[Compressed Postscript, Tech Report]
- Matthew Frank, Csaba Andras Moritz, Benjamin Greenwald, Saman Amarasinghe and Anant Agarwal,
SUDS: Primitive Mechanisms for Memory Dependence Speculation,
Technical Report. LCS-TM-591, October 1998.
[Compressed Postscript]
[PS]
[PDF]
- Csaba Andras Moritz, M. Frank,
LoGPC: Modeling Network Contention in Message-Passing Programs.
ACM Joint International Conference on Measurement and Modeling of Computer Systems,
ACM SIGMETRICS/PERFORMANCE 98 Wisconsin Madison, June 1998,
also in ACM Performance Evaluation Review Special Issue Vol 26 no 1.
[Compressed Postscript]
[PS]
[PDF]
- Csaba Andras Moritz, D. Yeung, A. Agarwal,
Exploring Cost-Performance Optimal Designs of Raw Microprocessors,
The 6th Annual IEEE Symposium on Field-Programmable Custom Computing Machines,
FCCM'98, Napa, California, April 1998.
new updated version will appear in IEEE Transactions on Parallel and Distributed Systems.
[Compressed Postscript]
[PS]
[PDF]
-
Wire Streaming Processors on 2-D Nanowire Fabrics,
T. Wang, M. Ben-Naser, Y. Guo, C. A. Moritz, Boston Area
Architecture Workshop (BARC-2005), Jan 2005.
-
A Step-by-Step Design and Analysis of Low Power Caches for
Embedded Processors, M. Ben-Naser, C. A. Moritz,
Boston Area Architecture Workshop (BARC-2005), Jan 2005.
- Exploring Nanoscale Application-Specific ICs and
Architectures, Teng Wang
and Csaba Andras Moritz, Boston Area Architecture Workshop
(BARC-2004), Jan 2004.
- A Unified Cache Coherence and Synchronization
Protocol, Zhenghua Qi, Raksit
Ashok, Richard Weiss and Csaba Andras Moritz, Boston Area
Architecture Workshop (BARC-2004), Jan 2004.
- Energy Characterization of Hardware Data Prefetching,
Yao Guo, Saurabh
Chheda, Israel Koren, Mani Krishna, and Csaba Andras Moritz,
Boston Area Architecture Workshop (BARC-2004), Jan 2004.
- Compiler-Enabled Cache Management for
Pointer-Intensive Programs, Yao Guo, Saurabh Chheda,
Csaba Andras Moritz, Boston Area Architecture Workshop
(BARC-2003), Jan 2003.
- DARPA presentation, Security Tradeoffs in NEST, Dec 2003. [PPT]
- FlexCache: A Framework for Compiler Generated Data Caching,
2-nd Intelligent Memory Workshop, Cambridge, MA, Nov 2000.
- HotPages: Software Caching for Raw Microprocessors.
- LoGPC: Modeling Network Contention in Message-Passing Programs,
ACM Joint International Conference on Measurement and Modeling of Computer Systems,
SIGMETRICS/PERFORMANCE 98, June 1998,Wisconsin Madison, June 1998.
[Compressed Postscript]
[PS]
[PDF]
- Exploring Cost-Performance Optimal Designs of Raw Microprocessors.
The 6th Annual IEEE Symposium on Field-Programmable Custom Computing Machines FCCM'98., April 1998, Napa, California.
[Compressed Postscript]
[PS]
[PDF]
- Adaptive Software Virtual Memory for Raw. Laboratory for Computer Science, Raw group, MIT, Jan 1999, Cambridge. [PDF]
- Design and Implementation of Software Caching for Raw. IBM Research Lab Austin, May 1999,
[HTML].
| |