module mult16(ain,bin,yout);

input [15:0] ain,bin;
output [31:0] yout;

reg [31:0] yout;


always @(ain or bin)

begin

yout <=ain*bin;

end

endmodule