Yield and Reliability of VLSI Circuits

VLSI Yield and Reliability Enhancement
Presentation at JPL, April 20, 1998

Israel Koren

Department of Electrical and Computer Engineering
University of Massachusetts, Amherst, MA 01003

Transparencies

koren@euler.ecs.umass.edu