

Optimal Aspect Ratios of Building Blocks in VLSI

SHMUEL WIMER, ISRAEL KOREN, SENIOR MEMBER, IEEE, AND ISRAEL CEDERBAUM, FELLOW, IEEE

Abstract—The building blocks in a given floorplan may have several possible physical implementations yielding different layouts. This paper discusses the problem of selecting an optimal implementation for each building block so that the area of the final layout is minimized. A polynomial algorithm that solves this problem for slicing floorplans was presented elsewhere, and it has been proved that for general (non-slicing) floorplans the problem is NP-complete. We suggest a branch and bound algorithm which proves to be very efficient and can handle successfully large general non-slicing floorplans. The high efficiency of the algorithm stems from the branching strategy and the bounding function employed in the search procedure. The branch and bound algorithm is supplemented by a heuristic minimization procedure which further prunes the search, is computationally efficient and does not prevent achieving a global minimum. Finally, we show how the non-slicing and the slicing algorithms can be combined to handle efficiently very large general floorplans.

Index Terms—Floorplan, area optimization, layout, aspect ratio, branch and bound.

1. INTRODUCTION AND BACKGROUND

MOST OF THE existing algorithms for floorplanning require a completely defined geometry of the building blocks. Floorplanning however, is attempted at the very early stage of VLSI physical design, when there is only a rough estimate of the building blocks geometry. In many cases a good estimate of the building blocks areas is available at this stage, but their exact dimensions can still be varied in a wide range. An example is the register file block consisting of 64 registers in a CPU. This register file can be organized as a 1×64 , 2×32 , 4×16 or 8×8 array, and if we consider also the two possible orientations for a single register and the whole file, there are 14 different implementations, as shown in Fig. 1. Given the floorplan of a chip, we wish to take advantage of the many possible implementations of its building blocks and search for those implementations yielding a minimum area layout.

In [5] a similar problem has been solved, where it was assumed that the dimensions of each building block can vary continuously in some given interval while its area is assumed to be invariant. In [3] the problem of finding an optimal orientation of the building blocks in slicing floor-

plan was discussed and an efficient polynomial solution was presented. Its time and storage requirements are $O(b \log b)$, where b is the number of building blocks. Notice that the optimal orientation problem (in which each building block has two possible implementations) is a special case of our problem. Another efficient polynomial algorithm to determine the optimum geometry of the building blocks was presented in [2]. There, the geometry of the blocks is constrained by a piecewise-linear function, which can approximate any smooth function. Its complexity is $O(kb \log b)$, where k is the maximal number of breakpoints in a geometry constraining function. It was also shown in [3] that the optimal orientation problem for general (non-slicing) floorplans is NP-complete, and an integer programming method to find the minimum area layout was presented in [6].

Consequently, the more general problem of determining the optimal dimensions (and not just the optimal orientation) of the building blocks in non-slicing floorplans is NP-complete. Since non-slicing floorplans often occur in practice, we propose in this paper a *branch and bound* algorithm. The proposed algorithm has been implemented and proved to be efficient and capable of handling successfully large floorplans. In the next section we briefly discuss the algorithm for the optimal orientation problem in slicing floorplans. In Section III we present the branch and bound algorithm for the general case. Section IV suggests combining of the above two algorithms, enabling us to handle much larger floorplans. In Section V some examples are presented and the efficiency of the algorithm is discussed. Final conclusions are presented in Section VI.

II. SLICING FLOORPLANS

A common representation of a floorplan is through a pair of *dual polar* graphs, called the x -graph and the y -graph and denoted by $G(U, E)$ and $H(V, F)$, respectively (e.g., [1], [5]). Fig. 2(a) shows a floorplan whose vertical line segments are denoted by u_1 through u_5 and its horizontal line segments by v_1 – v_6 . Fig. 2(b) shows the corresponding dual polar graphs, one drawn on the top of the other. A vertex in $G(U, E)$ represents a vertical line segment of the floorplan. An arc e directed from u_i to u_j exists if there is a sub-rectangle in the floorplan whose left and right edges lie on the corresponding vertical line segments. The source and the sink of $G(U, E)$ correspond to the leftmost and the rightmost vertical line segments of the floorplan, respectively. $H(V, F)$ is defined

Manuscript received April 27, 1988; revised September 23, 1988. The review of this paper was arranged by Associate Editor A. E. Dunlop.

S. Wimer is with the IBM Israel Scientific Center, Technion City, Haifa 32000, Israel.

I. Koren is with the Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA 01003.

I. Cederbaum is with the Department of Electrical Engineering, Technion-Israel Institute of Technology, Haifa 32000, Israel.

IEEE Log Number 8824844.




Fig. 1. Some possible implementations of a register file.





Fig. 2. A floorplan and its graph representation.

similarly for the horizontal line segments. A building block is denoted by B_i , $1 \leq i \leq b$, and it is assigned a finite set of n_i possible dimensions $\{(x_j^i, y_j^i)\}_{j=1}^{n_i}$, corresponding to its various possible implementations. Its area a_i is invariant and thus given by $x_j^i y_j^i = a_i$, $1 \leq j \leq n_i$. When the width and the height of the building blocks are specified they are assigned to the corresponding arcs in G and H . Then, the width w and the height h of the layout are determined by the length of the longest (critical) paths in G and H , respectively.

In the case of a slicing floorplan the above graphs are series-parallel. A series-parallel graph can be represented by a decomposition tree [4] and Stockmeyer's algorithm [3] is based on it. Fig. 3 depicts a slicing floorplan, the corresponding series-parallel x -graph and its decomposition tree. Each leaf represents an area in which a certain block must be placed in one of its two possible orientations. Having b blocks, there are 2^b possible configurations of the layout. Among them we are looking for the one that minimizes the area $A = wh$.

Stockmeyer's algorithm starts at the leaves of the decomposition tree. At each step it attempts to combine two smaller blocks into a bigger one, called *super block*. The main idea behind it is that if two super blocks at a lower level can be implemented in n_1 and n_2 different ways, respectively, it is unnecessary to consider all the $n_1 \times n_2$ possible combinations for the resulting super block at the


 Fig. 3. A slicing floorplan and its x -graph and decomposition tree.

higher level. Instead, it is proved that only $O(n_1 + n_2)$ possible combinations are relevant to the optimal final layout. If at some level k , $1 \leq k \leq \log b$, of the decomposition tree we list all the relevant possible implementations of each super block, the total number of implementations in this list is $O(b)$ and the time required to generate them is also $O(b)$, resulting in a total running time and storage requirement of $O(b \log b)$. The super block at the root of the decomposition tree is the entire layout, having a list of $O(b)$ possible implementations (each one is a pair of possible width w and height h). Among the elements in this list we choose the one which minimizes the area $A = wh$.

The above algorithm is also valid when several possible implementations for each B_i are considered rather than only the two orientations. Instead of starting at a leaf with only two possible implementations, we consider B_i to be a super block having as many as desired possible implementations, and proceed the same way as before.

III. BRANCH AND BOUND ALGORITHM FOR GENERAL FLOORPLANS

Our goal is to assign dimensions to the building blocks B_i 's so that $A = wh$ is minimized. If B_i has n_i possible implementations, the space of all the assignments of dimensions contains $\Pi_{i=1}^b n_i$ states, each one yields some area $A = wh$. These states can be enumerated by an enumeration tree, in which blocks are first assigned to levels, and then at each level we examine all the possible dimensions of the corresponding block. Each node of the enumeration tree corresponds to a partial layout. A path starting at the root and ending at a leaf represents a complete layout. Fig. 4(a) depicts a 3-block floorplan, where B_1 , B_2 , and B_3 may have 4, 3, and 2 possible implementations, respectively. The full enumeration tree is shown in Fig. 4(b), where at each node the dimensions of the corresponding block are indicated. The areas of the partial layouts are written next to the corresponding nodes.

The branch and bound algorithm proceeds as follows.




Fig. 4. A floorplan and the corresponding search tree.

First we determine which block should be considered at a given level of the enumeration tree. Without loss of generality we assume that B_i is considered at the i th level, where the root of the tree is at level 0 and the leaves are reached at level b . At the root we assign to each arc of G and H the smallest length it may have among all the possible implementations of its corresponding block. Then, going downwards from level i to level $i + 1$, appropriate lengths are assigned to the arcs of G and H corresponding to B_{i+1} . When going backwards, the lengths of the arcs are reset to their initial values. At each node we calculate the width w and the height h of the partial layout. When going downwards along a path from the root to a leaf, $A = wh$ is non-decreasing since w and h are non-decreasing in the number of already laid out blocks. Let $A_{\min}$ denote the minimum value of $A = wh$ achieved thus far at some leaf of the tree. Then, the enumeration proceeds as follows:

```

begin (branch and bound)
   $A_{\min} = \infty$ ;
  Assign initial lengths to the arcs of  $G$  and  $H$ ;
  while not the root is backwards traversed do
    begin if  $A \geq A_{\min}$ 
      then backtrack
    else if all possible implementations of the current
      block are exhausted
      then backtrack
    else if a leaf was reached
      then if  $A < A_{\min}$ 
        then  $A_{\min} = A$  and backtrack
      else backtrack
    else forward step;
  end;
end (branch and bound);

```

In a forward step we assign a pair of possible width and height of the block considered at the current level, to the appropriate arcs in G and H . In a backward step the length of the arcs are reset to their initial values. Notice that when the above procedure is applied to the tree in Fig. 4(b), the starred nodes are not traversed. The reason for this is that the area of the partial layout upon traversing their parent node is greater than the area of some complete layout that has been previously examined.

The efficiency of the above branch and bound procedure is affected by the following factors.

- 1) The value of $A_{\min}$. It is desirable to reduce it as soon as possible, resulting in earlier backtracks.
- 2) The area $A = wh$ of the partial layout at a node is a lower bound on the area of a complete layout obtained at any leaf reachable from this node. Therefore, if we succeed to raise this lower bound, a backtrack will occur sooner.
- 3) The order in which the possible dimensions of a block are examined at the corresponding level of the tree.

In the following we discuss each of the above items in greater detail.

3.1 Fast Reduction of $A_{\min}$

Reaching a leaf with a lower $A_{\min}$, we may consider it as a good starting point for a heuristic search in which we attempt to further reduce the area as much as possible, applying a non-enumerative search. The following search procedure attempts to find a local minimum of the area of a complete layout in the sense that no further reduction

can be achieved by changing the dimensions of a single block.

```

begin (further reduction)
  while reduction do
    begin for  $i = 1$  to  $b$  do
      find  $(x_j^i, y_j^i)$ ,  $1 \leq j \leq n_i$ , which minimizes  $A$ ;
      if  $A < A_{\min}$ 
        then  $A_{\min} = A$ ;
      end;
    end (further reduction);
  
```

The above heuristic search must terminate after a finite number of steps since G and H are finite graphs whose arc lengths are selected from a finite set of possible values. When this procedure ends, the search in the branch and bound algorithm continues from the leaf where the further reduction procedure has been invoked. This guarantees that the global minimum can still be achieved.

3.2 Lower Bound on A

In the following we calculate a lower bound on the area that must be added to the partial layout as a result of placing the yet unplaced blocks in their appropriate regions in the floorplan, regardless of the specific dimensions they will be assigned. Then, if in the branch and bound procedure the statement "if $A \geq A_{\min}$ " is replaced by "if $(A + \text{bound}) \geq A_{\min}$ ", the backtrack will occur earlier.

Suppose that the algorithm has reached some node at the level i (the dimensions of B_i through B_{i-1} are determined while B_i is currently considered). Let G_{i-1} and H_{i-1} denote the graphs corresponding to the partial layout of the first $i - 1$ blocks, whose width and height are denoted by w_{i-1} and h_{i-1} , respectively. For $i \leq j \leq b$, let l_j be the length of the longest path in G_{i-1} from the source to the vertex representing the vertical line segment supporting the left edge of B_j , and let r_j be the length of the longest path in G_{i-1} from the vertex representing the vertical line segment supporting the right edge of B_j to the sink. Similarly we denote by l_j and b_j the length of longest paths in H_{i-1} corresponding to the vertices representing the top and the bottom horizontal line segments supporting B_j . The area available in the partial layout for the placement of any yet unplaced block B_j , regardless of its final implementation, is given by $(w_{i-1} - r_j - l_j) \times (h_{i-1} - b_j - l_j)$. If $a_j > (w_{i-1} - r_j - l_j) \times (h_{i-1} - b_j - l_j)$, the embedding of B_j (in any of its possible implementations) requires at least $a_j - (w_{i-1} - r_j - l_j) \times (h_{i-1} - b_j - l_j)$ additional area in the complete layout. Therefore, a lower bound on the total additional area required to complete the layout is given by

$$\sum_{j=i}^b \max \{0, a_j - (w_{i-1} - r_j - l_j) \times (h_{i-1} - b_j - l_j)\}.$$

This additional area provides a very effective bound that can be calculated at any downwards traversed node of the search tree.

3.3 Ordering the Possible Implementations of the Blocks

We first derive a backtracking condition which can be invoked in the general implicit enumeration scheme. Let ν be some downwards traversed node of the tree, let B_i be the building block considered at ν (with some implementation (x_k^i, y_k^i)) and let $T(\nu)$ denote the subtree rooted at ν . The branch and bound algorithm enumerates (implicitly) all the paths of $T(\nu)$. For a node $\mu \in T(\nu)$ we denote by $G(\mu)$ and $H(\mu)$ the graphs corresponding to the partial layout at this node, and by $\Gamma(\mu)$ and $\Delta(\mu)$ their longest paths, respectively. (For the sake of clarity we assume that the longest paths are unique, but the following discussion holds also for multiple critical paths.) Then, the following lemma provides a backtracking condition.

Lemma 1: Let M be the set of nodes which have been reached from ν such that no further forward step was taken at them (the "front" of the traversed portion of $T(\nu)$), and let $\mu \in M$ be a terminating node of a path starting at ν . Assume also that for every $\mu \in M$ the pair (e_i, f_i) of dual arcs corresponding to B_i (whose length at ν is given by (x_k^i, y_k^i)), satisfies $e_i \notin \Gamma(\mu)$ and $f_i \notin \Delta(\mu)$. Then, the remaining implementations of B_i at ν need not be further considered, and backtracking at ν can be performed.

Lemma 1 states that if the result obtained by examining $T(\nu)$ is independent of the specific implementation (x_k^i, y_k^i) of B_i , which is considered at ν , then the examination of all the subtrees whose roots are the remaining implementations of B_i , cannot yield further reduction of $A_{\min}$. Notice that all the subtrees rooted at the nodes corresponding to different implementations of B_i are isomorphic, except the roots themselves.

Proof: Having the dimensions of $B_i, \dots, B_{i-1}$ already fixed, let $(x_{k+1}^i, y_{k+1}^i), \dots, (x_n^i, y_n^i)$ be the remaining implementations of B_i which have not yet been considered. Assume to the contrary that there exists some completion starting at a node ω corresponding to some implementation (x_l^i, y_l^i) , $k + 1 \leq l \leq n_i$, of B_i , leading to a lower $A_{\min}$. The complete layout thus obtained corresponds to a leaf $\alpha \in T(\omega)$, and is determined by the implementation of $B_i, \dots, B_i, \dots, B_b$, given by $(x_l^i, y_l^i), \dots, (x_l^i, y_l^i), \dots, (x_b^i, y_b^i)$. Take this improved layout and replace the implementation (x_l^i, y_l^i) of B_i by (x_k^i, y_k^i) . The resulting complete layout corresponds to some leaf $\beta \in T(\nu)$, which has already been enumerated, as illustrated in Fig. 5. There are two possibilities.

- 1) β has been reached from ν explicitly. According to the lemma hypothesis, $e_i \notin \Gamma(\beta)$ and $f_i \notin \Delta(\beta)$. Now, since the complete layouts corresponding to α and β , given by $(G(\alpha), H(\alpha))$ and $(G(\beta), H(\beta))$, respectively, are distinguished only in the length assigned to the arcs e_i and f_i , the length of $\Gamma(\alpha)$ and $\Delta(\alpha)$ cannot be smaller than that of $\Gamma(\beta)$ and $\Delta(\beta)$, respectively. This contradicts the assumption that a lower $A_{\min}$ is obtained at the leaf α .
- 2) If a backtrack occurred at a node γ along the path from ν to β (the leaf $\beta \in T(\nu)$ was not reached),




Fig. 5. Proof of Lemma 1.

this resulted from the observation that no further reduction of A_{min} can be obtained in $T(\gamma)$. Moreover, according to the Lemma hypothesis, this resolution was independent of B_i , meaning that $e_i \notin \Gamma(\gamma)$ and $f_i \notin \Delta(\gamma)$. Let $\delta \in T(\omega)$ be the node corresponding to $\gamma \in T(\nu)$. Following the same arguments as in the first possibility, we can conclude that the bound on the area of any completion calculated at γ cannot be smaller than the bound calculated at ν . But since a backtrack occurred at γ , the same must happen at δ , thus resulting in a contradiction. ■

The backtracking condition established in Lemma 1 is independent of the order in which the possible implementations of a building block are examined. However, a particular order of examination may yield an earlier backtracking. In what follows we suggest such an ordering.

A series of pairs $(x_1, y_1), \dots, (x_n, y_n)$ is said to be in an *increasingly interlaced order* if $x_i \leq x_j$ for odd i and for all $j > i$, and $y_i \leq y_j$ for even i and for all $j > i$. For example, the series (1, 64), (64, 1), (2, 32), (32, 2), (4, 16), (16, 4), (8, 8) is in an increasingly interlaced order. Following the same arguments as in Lemma 1, we can derive the following backtracking condition.

Lemma 2. Let the series of B_i 's implementations be in an increasingly interlaced order, and let ν be a node corresponding to an odd numbered implementation of B_i . Let M be the set of nodes which have been reached from ν such that no further forward step was taken at them. Assume that for every $\mu \in M$ there exists $f_i \notin \Delta(\mu)$. Then, the remaining implementations of B_i at ν need not be further considered, and a backtrack at ν can take place. ■

Similarly, we claim the following.

Lemma 3. Let the series of B_i 's implementations be in an increasingly interlaced order, and let ν be a node corresponding to an even numbered implementation of B_i . Let M be the set of nodes which have been reached from ν such that no further forward step was taken at them. Assume that for every $\mu \in M$ there exists $e_i \notin \Gamma(\mu)$. Then, the remaining implementations of B_i at ν need not be further considered, and a backtrack at ν can take place. ■

The backtracking conditions established in the above lemmas can be easily checked upon traversing a node backwards. Notice that when the series of blocks' implementations is in an increasingly interlaced order, the con-

ditions of Lemma 2 together with those of Lemma 3 provide a stronger backtrack criterion than Lemma 1 does, since the existence of the conditions in Lemma 1 imply both the existence of those in Lemmas 2 and 3 simultaneously.

IV. COMBINING THE GENERAL AND THE SLICING ALGORITHMS

Stockmeyer's algorithm [3], though efficient fails to handle general floorplans. On the other hand, although the branch and bound algorithm, as previously presented, is general, it is time consuming for floorplans with many blocks. Therefore, we propose to combine them and devise an algorithm which can handle very large general floorplans. To this end, we first decompose G into its maximal series-parallel components. This can be done in linear time as described in [4]. A maximal series-parallel component satisfies:

Lemma 4. Let G_i , $1 \leq i \leq q$, be a maximal series-parallel component of G , and let H_i be its corresponding portion of H . Then, the pairs (G_i, H_i) , $1 \leq i \leq q$, correspond to the maximal slicing portions of the floorplans given by (G, H) .

Proof. Every series-parallel graph is planar and consequently, a dual graph exists. Since the duals of two edges connected in series are two edges connected in parallel and vice versa, H_i is a maximal series-parallel component of H , and the q dual pairs (G_i, H_i) correspond to maximal slicing portions of the floorplan. ■

Let b_i be the number of arcs in G_i and H_i , $1 \leq i \leq q$. To each of the components G_i we apply Stockmeyer's algorithm, thus obtaining a list of $O(b_i)$ relevant possible implementations. We may look now at each slicing component as a super block having several possible implementations. Next, we replace G_i and H_i by a single arc in G and H , respectively. We then apply the branch and bound algorithm to the new G and H , in which the number of arcs has been reduced from $b = \sum_{i=1}^q b_i$ to q .

The following example demonstrates the effectiveness of the combined algorithms. We shall see how the size of the search tree is significantly reduced.

Example 1: Fig. 6(a) depicts a 20-block general floorplan, where the thick lines enclose the maximal slicing portions (corresponding to the maximal series-parallel components in G and H). In this example $q = 5$ and $b_1 = b_2 = b_3 = b_4 = b_5 = 4$. Let each building block have 8 possible implementations. The entire problem cannot be solved by Stockmeyer's algorithm. Employing the branch and bound algorithm, a tree having $8^{20} \approx 10^{18}$ leaves must be considered. If we first apply Stockmeyer's algorithm to the slicing components, we obtain about 32 possible implementations for each super block that are relevant for further consideration. Then, applying the branch and bound algorithm to the super blocks, a tree with only $32^5 \approx 10^{7.5}$ will have to be considered. ■

In the above discussion we combined the two algorithms hierarchically. At the lower level we employed Stockmeyer's algorithm to the maximal slicing compo-




Fig. 6. Combination of slicing and non-slicing structures.

nents and then at the higher level we employed the branch and bound algorithm. Sometimes it may happen that such a hierarchy does not exist. An example is the floorplan given in Fig. 6(b). Here, it is impossible to find any slicing components at the lower level. However, the thick lines define a slicing structure at the higher level and we wish to take advantage of this structure. As in the former discussion, we shall employ the two algorithms hierarchically, but in this case the branch and bound at the lower level and Stockmeyer's algorithm at the higher level. To establish this hierarchy more formally, some definitions are in order. Let G_1 and G_2 be floorplan graphs with sources s_1 and s_2 , respectively, and sinks t_1 and t_2 , respectively. We say that G is a *series composition* of G_1 and G_2 if $t_1(t_2)$ and $s_2(s_1)$ are identified. G is called a *parallel composition* of G_1 and G_2 if s_1 is identified with s_2 and t_1 is identified with t_2 . Obviously, the result of series or parallel composition of floorplan graphs is a new floorplan graph. A floorplan graph is called *elementary non-series-parallel* if it cannot be obtained as a series of parallel composition of floorplan graphs. Following Lemma 4, we may prove that

Lemma 5: Let G_i , $1 \leq i \leq q$, be a maximal elementary non series-parallel component of G , and let H_i be its corresponding portion in H . Then, the pairs (G_i, H_i) , correspond to a maximal elementary non-slicing portions or the floorplan given by (G, H) . ■

Lemma 5 suggests decomposing of G and H into their maximal elementary non-series-parallel components, employ the branch and bound procedure to each component individually and then proceed with Stockmeyer's algorithm for the series-parallel structure at the higher level. The following example shows the advantage of this approach.

Example 2: Let each building block in Fig. 6(b) have 8 possible implementations. The entire problem cannot be solved by Stockmeyer's algorithm. Employing the branch and bound algorithm, a tree having $8^{20} \approx 10^{18}$ must be examined. If we first employ the branch and bound algorithm to the maximal elementary non series-parallel components (enclosed by the thick lines), we shall consider a tree of $8^5 \approx 10^4$ leaves for each component. We next employ Stockmeyer's algorithm to the combined structure in which there are four blocks, each one has at most 8^5 possible implementations (practically, very few complete layouts are relevant to the higher level). Then, according to the complexity of Stockmeyer's algorithm,




Fig. 7. A 24-block floorplan.

the total time and memory required at this step is bounded by $O[4 \times 8^5 \log(4 \times 8^5)] = O(10^{6.3})$. ■

It is not necessary for the smallest area implementation of a maximal elementary non-series-parallel component to participate in the entire layout which occupies minimum area. However, if two different implementations of a non series-parallel component have width w_1 and w_2 , respectively, and height h_1 and h_2 , respectively, satisfying $w_2 \geq w_1$ and $h_2 \geq h_1$, the latter implementation need not be considered at the higher level. The branch and bound algorithm presented in Section III is slightly modified to produce all the relevant implementations of the components at the lower level. Its output is a list of (w, h) pairs which are the relevant implementations. Initially this list is empty. At every node of the enumeration tree we check whether the width and the height of the corresponding partial layout dominate the width and the height of some pair in the list. If this happens to be the case, a backtrack takes place. Otherwise, the algorithm proceeds in a forward step. Whenever a leaf is reached, the corresponding pair is added to the list, while every existing pair dominating the new pair is deleted from the list.

V. COMPUTATIONAL RESULTS

Fig. 7 depicts a 24-block floorplan, where the possible implementations of each block are listed as (x, y) pairs within the corresponding regions. There is a total of 2.03×10^{16} possible configurations (equivalent to a 50-block optimal orientation problem), and the algorithm proposed in this paper searches for the one yielding the smallest area. Summing up the areas of the individual blocks yields 1024 area units. Notice that if the blocks take the highlighted implementations in Fig. 7, the area of the resulting layout is of size 1024, which is obviously the desired minimum.

The branch and bound algorithm was run four times.

TABLE I
RESULTS OF A 24-BLOCK FLOORPLAN

Visited Nodes # leaves	No Heuristics			Further Area Reduction		Improved Area Bound		Increasingly Interlaced Order	
	2.38 × 10 ⁻¹¹			5.32 × 10 ⁻¹²		1.84 × 10 ⁻¹²		4.95 × 10 ⁻¹¹	

Initially, the basic algorithm without any heuristic was employed. In the second run, the further area reduction discussed in Section 3.1 was introduced. Next, the improved area bound discussed in Section 3.2 was supplemented. Finally, the backtracking conditions based on the increasingly interlaced order of block implementations, discussed in Section 3.3, were incorporated. Table I summarizes the results and demonstrates the effectiveness of the above heuristics. To reduce the dependence of the comparison on the specific software implementation and the computer system used, the results are given in terms of the ratio between the number of visited nodes and the total number of leaves in the search tree.

VI. CONCLUSIONS AND FURTHER RESEARCH

Given a general (non-slicing) floorplan and several possible physical implementations for each building block, this paper presented a practical algorithm that determines the implementation of each building block such that the area of the entire layout is minimized. Although this problem is NP-complete, the suggested branch and bound algorithm handles successfully large floorplans. It was shown that one can take advantage of the slicing structures which are usually found in general floorplans, by combining the branch and bound algorithm with the known polynomial algorithms for the slicing case. This combination further increased the size of the problems that can be solved.

The branch and bound algorithm presented in this paper can be further improved by taking into account the following factors, when assigning the blocks to the levels of the enumeration tree. A block affects the dimensions of the final layout through its size, we wish therefore, to consider larger blocks at higher levels. Also, a block whose corresponding arcs belong to many paths is more likely to affect the layout than a block whose arcs belong to fewer paths. The variance of the blocks' dimensions may also affect the assignment of blocks to the tree levels. All these issues are currently studied.

ACKNOWLEDGMENT

Discussions with R. Y. Pinter are gratefully acknowledged.

REFERENCES

- [1] M. J. Ciesielski and E. Kimmen, "Digraph relaxation for 2-dimensional placement of IC blocks," *IEEE Trans. Computer-Aided Design*, vol. CAD-6, pp. 55-66, Jan. 1987.
- [2] R. H. J. M. Otten, "Efficient floorplan optimization," in *ICCD83-IEEE Int. Conf. on Computer Design*, pp. 499-502, 1983.

[3] L. Stockmeyer, "Optimal orientations of cells in slicing floorplan designs," *Inform. Contr.*, vol. 57, pp. 91-101, 1983.

[4] J. Valdes, R. E. Tarjan, and E. L. Lawler, "The recognition of series parallel digraphs," *SIAM J. Comput.*, pp. 298-313, 1982.

[5] S. Wimer, I. Koren, and I. Cederbaum, "Floorplans, planar graphs and layouts," *IEEE Trans. Circuits Syst.*, vol. 35, pp. 267-278, Mar. 1988.

[6] K. Zibert and R. Saal, "On computer aided hybrid circuit layout," in *HSCS74-IEEE Int. Symp. on Circuits and Systems*, pp. 314-318, 1974.

*

Shmuel Wimer received the B.Sc. and M.Sc. degrees from Tel-Aviv University, Tel-Aviv, Israel, in mathematics, in 1977 and 1980, respectively, and the D.Sc. degree in electrical engineering from the Technion-Israel Institute of Technology, Haifa, Israel, in 1988.

From 1978 to 1981 he was with the Israeli Aircraft Industry. From 1981 to 1985 he was with National Semiconductor Design Center in Tel-Aviv. Since 1985 he has been a research staff member with the IBM Scientific Center, Haifa, Israel. His current interest is in algorithms for layout of VLSI circuits and systems.

*

Israel Koren (S'72-M'76-SM'87) is a professor in the Department of Electrical and Computer Engineering, University of Massachusetts, Amherst. Previously he was with the Departments of Electrical Engineering and Computer Science at the Technion-Israel Institute of Technology, where he became the Head of the VLSI Systems Research Center in 1985. Prior to that he has held positions with the University of California at Berkeley, and at Santa Barbara, and the University of Southern California, Los Angeles. He has been a consultant to Digital Equipment Corp., National Semiconductor, Tolerant Systems, and ELTA-Electronics Industries. His current research interests are fault-tolerant VLSI and WSI architectures, Models for Yield and Performance, floorplanning of VLSI chips and computer Arithmetic. He was the chairman of the IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems October 1988.

*

Israel Cederbaum (SM'73-F'62) received the M.Sc. degree in mathematics from the University of Warsaw, Poland, the degree of Electrical Engineer from the Polytechnic Institute of Warsaw, Poland, and the Ph.D. degree in applicable mathematics from the University of London, England, in 1930, 1934, and 1956, respectively.

From 1950 to 1966 he was employed by the Scientific Department, Israel Ministry of Defense. Since 1963 he has been with the Technion-Israel Institute of Technology, Haifa, Israel. He was a visiting professor at Columbia University, NY, at the University of California, Berkeley, at Cornell University, Ithaca, NY, the City College of New York, at the Osaka University, Osaka, Japan, and the Swiss Federal Institute of Technology (E.T.H.), Zurich, Switzerland.

Dr. Cederbaum is a member of the Association of Engineers and Architects, Israel.

