## VLSI CIRCUITS: YIELD MODELS FOR DEFECT-TOLERANT A REVIEW

From: DEFECT Edited by AND Israel Koren FAULT TOLERANCE IN VLSI SYSTEMS

(Plenum Publishing Corporation, 1989)

# YIELD MODELS FOR DEFECT-TOLERANT VLSI CIRCUITS:

#### A REVIEW

Israel Koren and Charles H. Stapper\*

University of Massachusetts at Amherst Department of Electrical and Computer Engineering Amherst, MA 01003

IBM General Technology Division Essex Junction, VT 05452

### ABSTRACT

are equivalent. in the literature. It is proven here for the first time that most of these approaches Different types of formulae for the yield of defect tolerant VLSI circuits have appeared and how yield formulae for defect and fault tolerant VLSI circuits are developed. of VLSI circuits are reviewed. It is shown how defect clustering is taken into account, The statistical models for estimating and predicting the manufacturing yields

### INTRODUCTION

and Harden<sup>3</sup> prediction of those yields is difficult. defects. Such circuits are capable of functioning correctly when they contain certain with integrated circuits that have some degree of tolerance to manufacturing flaws or doctoral dissertations dealing with this subject, namely those of Mangir<sup>1</sup>, Hedlund<sup>2</sup> types of faults. The designation defect-tolerant (or fault-tolerant) is often used in connection As a result these circuits do not have 100% fabrication yields and the However, not all faults can be dealt with by the fault-tolerance This difficulty is illustrated in at least three

schemes and show that most of them are equivalent and result in the exact same value presence of clustering have been proposed in different publications. We review these Several schemes for deriving expressions for the yield of fault-tolerant circuits in the caused mainly by the clustering of manufacturing defects during chip fabrication. for the yield of such chips. We also present a simple way of handling the complexity of deriving yield expressions when defects are clustered. The difficulty in modeling the yield of fault-tolerant integrated circuit chips is

chips. Final conclusions are presented in the last section. with redundancy are then extended to partially good chips and multiple module-type faults, namely, the Poisson distribution and the negative binomial distribution and show the resulting expressions for yield. We then present a method for determining be evenly distributed, i.e., follow the Poisson distribution. These results for chips clustered faults from the simpler expression obtained when faults are is proved. for the yield of fault tolerant chips are reviewed and the equivalence between them the parameters of the negative binomial distribution and discuss the effect of the of clusters relative to the size of chips. Next, the previously proposed models In the next section we briefly review the most commonly used distributions for We also present a general method for deriving a yield expression for

### YIELD MODELS

100. For M transistors, the yield, denoted by  $Y_M$ , consequently becomes S/100, where S represents the number of failing transistors occurring in a batch of by Wallmark<sup>4</sup> in 1960. He expressed the probability of transistor failure as a ratio The earliest yield model published in the archival literature was the one used

$$Y_{\mathcal{M}} = (1 - S/100)^{\mathcal{M}}. (1)$$

out of a total of N this took the form grated circuits with redundant transistors. For obtaining exactly M good transistors Wallmark used this result in a binomial distribution for estimating the yield of inte-

$$Y = \binom{N}{M} (S/100)^{N-M} (1 - S/100)^{M}. \tag{2}$$

of defects per gate, they obtained a yield model for  $m{M}$  transistors with the formula caused by pinholes in the oxide gates. Assuming a Poisson distribution for the number effect transistors, and they claimed that the transistor failures were predominately manufacturing more circuits than were actually needed. Their chips contained field This was the first step towards a yield model for integrated circuits with fault-Several years later Hofstein and Heiman<sup>5</sup> also tackled the problem of

$$Y_M = e^{-MA_{i,D}} \tag{3}$$

calculating the probability of having at least M good transistors on a chip with Npinholes per unit area. This expression was then used in a binomial formula for transistors on it, where  $A_G$  is the gate area in each transistor and D an average defect density of

$$Y = \sum_{i=M}^{N} {N \choose i} e^{-iA_{i,i}D} (1 - e^{-A_{i,i}D})^{N-i}. \tag{4}$$

probability of having exactly x faults in a chip is given by, distribution of the number of faults per chip. According to this distribution the This was therefore, the first model for the yield of integrated circuits with fault-Subsequently, Poisson statistics were commonly used for modeling the

$$Prob \{X = x\} = \frac{e^{-\lambda} \lambda^{x}}{x!}$$
 (5)

where X is a random variable denoting the number of faults and  $\lambda$  is the average number of faults expected per chip. A fault is defined as a specific chip failure that can be caused by one or more manufacturing defects.

For chips with no redundancy the yield is therefore,

$$Y = Prob \{X = 0\} = e^{-\lambda}.$$
 (6)

number of photolithographic masks used in the process, etc. it depends on the circuit complexity, the density of photolithographic patterns, the beyond the scope of this review. between the average number of faults per chip and the chip area is more complicated; The average number of faults per chip is often expressed as  $\lambda = AD$ , the chip area A times a fault density D. This, however, is a simplification. The relationship These however, are

became clear that the very low predicted yield was caused by the clustering of faults. too low when extrapolated from the yield of smaller chips or single circuits. It later the above yield formula is too pessimistic and leads to predicted chip yields that are equations (5) and (6). This phenomenon has been observed in practice, but was not taken into account in It has been known since the beginning of integrated-circuit manufacture that

variable results in clustering of faults, no matter what type of distribution is assumed  $\lambda$  to be a random variable rather than a constant. The mere fact that  $\lambda$  is a random the number of faults to be Poisson distributed as in (5) but to consider the parameter for fault clustering. The most commonly used modification is obtained by assuming Several modifications to the above yield formula have been proposed to account

probability density function  $f(\lambda)$  given by The modified yield formula is then obtained by averaging yield formula (6) with respect to  $\lambda$ . Let  $F(\lambda)$  be a cumulative distribution function of the average number of faults per chip. Associated with the cumulative distribution function  $F(\lambda)$  is a

$$f(\lambda) = \frac{dF(\lambda)}{d\lambda} \tag{7}$$

in a yield expression first used by Murphy<sup>6</sup>: where  $f(\lambda)d\lambda$  is the probability of having an average number of faults per chip between  $\lambda$  and  $\lambda+d\lambda$ . Averaging (6) with respect to this probability density function results

$$Y = \int_0^\infty e^{-\lambda} f(\lambda) \ d\lambda. \tag{8}$$

The function  $f(\lambda)$  in this expression is known as a compounder or mixing function. A  $\alpha$  and  $\beta$ , commonly used mixing function is the Gamma distribution  $^{7-12}$  with two parameters

$$f(\lambda) = \frac{1}{\beta^{\alpha} \Gamma(\alpha)} \lambda^{\alpha-1} e^{-\lambda/\beta}. \tag{9}$$

Evaluating the integral in equation (8) results in the well known integrated-circuit yield formula

$$Y = (1 + \overline{\lambda}/\alpha)^{-\alpha} \tag{10}$$

averages) of the number of faults per chip. density function  $f(\lambda)$  in (9) is used. This is therefore the grand average (average of chip. It can be shown that  $\overline{\lambda}$  is in effect the expected value of  $\lambda$  when the probability where  $\alpha$  is a clustering parameter and  $\overline{\lambda}=eta \alpha$  is the average number of faults per

 $\infty$ , the yield in expression (10) becomes equal to yield formula (6). This represents the case of random faults and complete absence of clustering. Smaller values of  $\alpha$ Methods for determining this parameter are described in the next section. indicate increased clustering. Actual values for  $\alpha$  typically range between 0.3 and 5. The clustering parameter  $\alpha$  also has physical significance. In the limit when  $\alpha \rightarrow$ 

ability function for the number of faults in (5), results in the negative binomial distribution, Applying the same averaging (or compounding) procedure to the Poisson prob-

Prob 
$$\{X = x\} = \frac{\Gamma(\alpha + x)}{x! \Gamma(\alpha)} \frac{(\overline{\lambda}/\alpha)^x}{(1 + \overline{\lambda}/\alpha)^{\alpha + x}}.$$
 (11)

The yield formula in (10) is a special case of (11) with x = 0.

4.248 · 10<sup>-18</sup>, or for all practical purposes 0%. yield of 0.999 and an average of 0.001 faults per circuit. If we use model (6), the yield of a chip with 600 of these circuits is equal to  $e^{-600\times0.001}$  which is approximately equal to 55%. For a chip with 40,000 logic circuits, we expect a yield of  $e^{-40,000\times0.001}$  = number of identical circuits. Let us start with a single circuit that has a hypothetical To illustrate the effect of fault clustering consider a chip containing a varying

circuits is given by If clustering is taken into account, the yield formula for a chip with M identical

$$Y_M = (1 + M \cdot \bar{\lambda}_1/\alpha)^{-\alpha} \tag{12}$$

observed in many manufacturing lines. of a high degree of clustering leads to surprisingly high yields. This effect has been with 600 circuits, and chips with 40,000 circuits are tabulated in Table 1 for values with any number of circuits. Calculated yields for chips with a single circuit, chips again that this number is equal to 0.001, it is possible to estimate the yield for chips where the average number of faults in a single circuit is denoted by  $\overline{\lambda}_1$ . = 0.5, 1, 2 and  $\infty$ . These results show that even if  $M\overline{\lambda}_1$  is high, the presence Assuming

yield losses usually are the result of systematic processing problems that affect whole In most cases a gross yield factor  $Y_0$  must be included in the yield model. Gross

Table 1: Yield as a function of the number of circuits per chip and the clustering parameter  $\alpha$ , when  $\lambda_1 =$ 

| 0          | 55.0       | 99.9       | 8        |
|------------|------------|------------|----------|
| 0.2        | 59.2       | 99.9       | 2        |
| 2.4        | 62.5       | 99.9       | <u>-</u> |
| 11.1       | 67.4       | 99.9       | 0.5      |
| M=40,000   | M = 600    | M=1        | Ω        |
| Yield in % | Yield in % | Yield in % | ***      |

over- or under-etching or out-of-spec semiconductor parameters such as beta transconvery high fault densities can also be modeled by  $Y_0$ . ductance or threshold voltage. Paz and Lawson<sup>10</sup> have shown that fault clusters with walers or parts of walers. Such losses may, for example, be caused by misalignment,

Introduction of the gross yield into the yield formula leads to

$$Y = Y_0 (1 + \bar{\lambda}/\alpha)^{-\alpha} \tag{13}$$

the simplicity of this model can be deceptive. Some of the hidden complexities are ward technique described in the next section. It must be pointed out, however, that Its parameters have physical significance and can be determined by a straightfor-This three parameter model has been used successfully for yield modeling since 1975 discussed in subsequent sections.

# SIZE OF CLUSTERS AND DETERMINATION OF PARAMETERS

therefore in effect be considered a large-area cluster. chip yield along the periphery of integrated-circuit wafers. This peripheral region can more recently by Ferris-Prabhu et al<sup>17</sup>, Walker<sup>18</sup> and Gandemer<sup>19</sup>. It leads to a lower effect was originally described by Yanagawa<sup>14–15</sup> of clustering is the radial variation in the average number of faults per chip. wafer size, which is indeed larger than the area of individual chips. to-waser variations of fault densities. In that case, the cluster area is equal to the According to Stapper<sup>13</sup> most of the clustering is expected to be caused by waferthese yield models can be attributed to the fact that this is not a bad assumption. whole chip is considered or when only part of the chip is considered. The success of by the assumption that the value of the clustering parameter  $\alpha$  is the same when the sometimes unknowingly, that clusters are larger than the chip size. on integrated-circuit yield which take fault clustering into account have assumed Defect clusters in integrated circuits can be roughly categorized into three The first includes clusters much larger than the chip size. , confirmed by others 10,16 and studied This is implied Another source Most papers

can be combined and results in a compound or mixed Poisson yield model. be estimated by using formula (6). The yield of chips in all zones from many wafers has its own average number of faults per chip  $\lambda$ . chip within each zone are distributed according to Poisson's distribution. Each zone for yield analysis 10,13,16,20 The radial variation of chip yield has led to the use of concentric wafer zones In such analyses, it is usually assumed that the faults per The yield inside a zone can therefore

Statistics applicable to this type of clustering are described by Stapper<sup>21</sup> result, clustering leads to distributions with variances that are larger than the meanconstrained, because it has a variance that is equal to the mean. Clusters, by their themselves according to Poisson's distribution. This distribution, however, is too area. It is sometimes believed that the faults in such small clusters should distribute very nature, tend to increase the variability in the number of faults per chip. As a Another class of clusters deals with fault clusters that are smaller than the chip

area has been investigated by Warner<sup>22,23</sup>, Hu<sup>24</sup>, Stapper<sup>25</sup>, and in an approximate point defect model for wafer-scale-integration by Ketchen<sup>26</sup>. A simulation technique The third class of fault clusters deals with clusters that vary in dimension. This

for modeling this situation has, furthermore, been described by Foard Flack<sup>27</sup> and Stapper<sup>28</sup>. These efforts, however, have not been definitive.

for determining the parameters of the yield model. assumption is valid (for a given size of chip) we need first to review the method used To understand how in practice one determines whether the large-area clustering

the total number of windows in the sample gives us the yield for that multiple windows containing only fault free chips can be counted. usually contains two, four, six, or nine chips. For each chip multiple, the number of overlays with grids, or windows. These windows contain blocks of chips. Each block location of functioning and failing chips at final test. The maps are analyzed using the yield as a function of chip multiples. This is done with wafer maps that show the Okabe et al31 "window method." This method was first described by Seeds<sup>29–30</sup> and subsequently by The values of  $Y_0$ ,  $\overline{\lambda}$  and  $\alpha$  in formula (13) are usually determined with the Warner<sup>22,23</sup> , Paz et  $al^{10}$  and Hemmert<sup>11</sup>. The objective is to determine Dividing this number by

For the negative binomial model this has the form The results of the window analysis must next be matched to a yield formula.

$$Y_{\mathcal{M}} = Y_0 (1 + M\overline{\lambda}/\alpha)^{-\alpha} \tag{14}$$

are assumed determined by means of a nonlinear regression analysis. Here it is implicitly assumed that the value of lpha is the same for all different sizes of windows, i.e., large-area clusters M is the chip multiple. Values for the parameters  $Y_0$ ,  $\overline{\lambda}$  and  $\alpha$  are usually

clusters are essentially counted as single faults. Small area clusters can still exist, but this method is impervious to them. that there is less clustering. It only implies that there is less large-area clustering. Note that high values of  $\alpha$  obtained by this method do not necessarily mean The smaller

shown on the map are locations taken up by test sites used to measure processing location of fault free and faulty chips. One of these maps is shown in Figure 1. Also one containing 89 memory chips. For each wafer a map was obtained to show the analysis is tabulated in Table 2. It is not difficult to use the window method. An example of a window method The data in that table came from 24 wafers, each

of faulty chips. The yield for these windows with blocks of two chips was therefore This resulted in a sample of 1008 pairs. Only 140 of these were found to be free of chips. It was found that only 42 pairs could be placed on the grid of each wafer therefore 32.82%. Next, a transparent overlay was made with a grid containing pairs In this case 701 out of a total of 2136 chips were fault free. The yield was The first step in evaluating the wafer map data is the determination of the chip

along the wafer edge. The total sample therefore contained 480 windows. For 18 of as possible, three additional odd-shaped windows containing four chips were formed wafer. To increase the sample size, and to include as much of the circumferential area The third step consisted of making an overlay grid that contained four chips in 2 arrangement. Seventeen such windows could be fitted unambiguously on a




Fig. :: Wafer map showing the locations of fault-free (light) and faulty (dark) chips. Test sites are marked with crosses.

Table អូ Illustrative use of the window method to determine model parameters. Here,  $Y_0=1, \ \overline{\lambda}=1.2934, \ \mathrm{and} \ \alpha=3.8274.$ 

| 3.79       | 3.75       | 18      | 480    | 4         |
|------------|------------|---------|--------|-----------|
| 13.86      | 13.89      | 140     | 1008   | 2         |
| 32.82      | 32.82      | 701     | 2136   | 1-4       |
| Model      | Data       | Perfect | Size   | Multiples |
| Yield in % | Yield in % | Number  | Sample | Chip      |

yield of 3.75%. these windows it was found that all four chips were free of faults, thus resulting in a

and three parameters in equation (14), this was equivalent to solving three nonlinear of the squares of the differences between model and data. With three data points equation (14) to these data points with a computer program that minimized the sum parameters of the yield model. The values for  $\dot{\lambda}, \alpha$  and  $Y_0$  were obtained by fitting chips. Such blocks, however, have odd-shaped windows, which makes them awkward column labeled "Model Yield" in Table 2. The experimental yields are also tabulated parameters. equations with three unknowns. For these data, furthermore, it was to use. The three data points in Table 2 supply sufficient data for determining the is possible to obtain an additional data point by analyzing blocks of three This led to the values Putting these values into equation (14) led to the numbers shown in the **بر** 1.2934,and  $\alpha$ 3.8274 for the other possible to set

such agreement is not always guaranteed for this three parameter model. and are in good agreement. Because of the non-linearity, even with three data points,

with a standard deviation of 0.22. The values of  $\alpha$  were therefore tightly grouped, indicating that they were stable during the fabrication of those lots. The window method analysis is used regularly in the industry. A variation of such an analysis was described by Hemmert<sup>11</sup>. His data were obtained from wafer results on seven manufacturing lots of wafers had an average cluster parameter of 2.2 technique to determine  $\bar{\lambda}$  and  $\alpha$  in equation (14) while keeping  $Y_0$  at 100% yield. maps of logic chips and read only memories (ROMs). He used a least square fitting

value, and therefore the highest degree of clustering, occurred on wafers fabricated in the manufacturing line with the highest chip yields. The highest value of  $\alpha$ , suggesting manufacturing lines and resulted in values for  $\alpha$  of 1.27, 0.86, and 0.75. The lowest of bits in those chips. This number was represented by M in equation (14). The less clustering, resulted from the wafers that were made in the line with the lowest minimization technique. values of  $Y_0$ ,  $\overline{\lambda}$ , and  $\alpha$  in that case were also determined with a nonlinear least square yield of different read only memory chips was analyzed as a function of the number An alternative use of equation (14) has been described in references 12,32. The This analysis was performed on data from three different

highest value of  $Y_0$  in the high yield line. of the support circuits on these chips, this range of gross yields is typical for most The yield analysis of these read-only memory chips also showed that the gross yield  $Y_0$  varied between 70.8% and 90.4%. Although these numbers include the yield integrated circuits. The lowest value of  $Y_0$  occurred in the low yield line and the

can be caused by the effect of clusters that are smaller than the chip. As mentioned lower than the actual average number of faults observed on chips. This difference before, such clusters are counted as single faults by this technique. It must be noted here that the values of  $\overline{\lambda}$  obtained by this method tend to be

with the frequency distribution of the number of particles in each quadrat for a wide quadrats with different areas range of quadrat sizes. The values of the cluster parameter  $\alpha$ , however, differed for Negative binomial distribution were found in this study to be in good agreement in reference 33, where wafer surfaces were subdivided into squares called quadrats. particle distributions on actual wafers can be studied. This was done, for example, To find the chip sizes for which the large-area clustering assumption is valid

scale is logarithmic and represents a range of two orders of magnitude in area of  $\pm \sigma_{\alpha}$ , where  $\sigma_{\alpha}$  is the standard deviation of each estimate. Note that the horizontal possible to determine the variability in the estimated values of  $\alpha$ . The results of such an analysis are shown in Figure 2. The bars around the data point indicate the range likelihood estimation technique described by Foard Flack<sup>34</sup>. This approach makes it The data obtained with quadrat analysis can be analyzed using a maximum

ranges of standard deviations overlap, thus suggesting that these points represent the condition for large-area clustering. The increase in values of  $\alpha$  for the other points Of interest in Figure 2 are the results for the three smallest quadrat areas.




Fig. ÿ Experimental dependence of the clustering parameter  $\alpha$ on quadrat area.

which the large-area clustering assumption is valid. on the curve indicate that the associated quadrat areas are exceeding the range for

# YIELD MODELS FOR CHIPS WITH REDUNDANCY

not only on the type of circuitry that is used, but also by whom it is these designations. designation modules is used in this paper. It is meant to be general and include all PEs. In other digital chips they are referred to as macros. In processor arrays these basic circuit blocks are referred to as processing elements, or In memory chips, these are blocks of memory cells which are also known as sub-arrays. In many integrated circuit chips, identical blocks of circuits are often replicated. The terminology depends used.

our results to multiple module-type chips and accept only those chips which have the necessary number of fault-free modules. partially good chips. Alternatively, we can add a few redundant modules to our design be used even if some of the modules do not function correctly. We obtain this way We will first consider chips with a single type of identical modules and then extend Chips containing a number of identical modules (of one type or more) can often

Let N be the number of identical circuit modules. Define the following proba-

$$a_{M,N} = Prob \{ \text{Exactly M out of the N modules are fault} - \text{free} \}$$
 (15)

that a chip with at least (N-R) fault-free modules is acceptable, then the yield of of partially good chips. For example, if R out of the N modules are spares meaning the chip is given by This probability can be used to calculate the yield of chips with redundancy and that

$$Y = \sum_{M=N-R}^{N} a_{M,N} \tag{16}$$

probability that this subset is fault-free. The latter is the yield of this subset and is method it is assumed that for any given subset of n modules we can compute the Two methods have been used to calculate the probability  $a_{M,N}$ . In the first

$$y_n = Prob \{X_n = 0\}; \quad n = 1, 2, ..., N$$
 (17)

example, if a Poisson distribution is assumed then, where  $X_n$  is a random variable denoting the number of faults in n modules. For

$$y_n = e^{-n\lambda} \tag{18}$$

while if the negative binomial distribution is assumed then,

$$y_n = (1 + n\overline{\lambda}/\alpha)^{-\alpha} \tag{19}$$

where  $\lambda$  (and similarly,  $\lambda$ ) is the average number of faults per module. Note that equation (19) is based on the large-area clustering assumption.

case the binomial distribution to obtain the following expression for  $a_{M,N}$ faults follow the Poisson distribution) then  $y_n = y^n$  where  $y = y_1$  is the yield of a single module, i.e., the probability that the module is fault-free. We can use in this If the faults occurring in different modules are independent (as in the case where

$$a_{M,N} = {N \choose M} y^M (1-y)^{N-M}$$
 (20)

ple must be used to calculate the probability  $a_{M,N}$ . Defining the event - the *i*-th module is fault-free, then  $a_{M,N}$  is the probability of exactly M such events occurring If however, the faults in different modules are dependent (as in the case where faults follow the negative binomial distribution), then the Inclusion and Exclusion princisimultaneously, i.e.,

$$a_{M,N} = \binom{N}{M} \sum_{k=0}^{N-M} (-1)^k \binom{N-M}{k} y_{M+k}$$
 (21)

Notice that for the Poisson distribution equations (20) and (21) are equivalent

given number of faults occur in the complete chip (containing N modules) and then In the second method for calculating  $a_{M,N}$  we compute the probability that a

distribute these faults uniformly among the N modules. (Variants of this scheme were used in references<sup>1-3,20,35-40</sup>.) Again, this is justified if large-area clustering is assumed. Thus, the probability that exactly (N-M) modules will contain faults

$$a_{M,N} = \sum_{x=N-M}^{\infty} Q_{x,(N-M)}^{(N)} \cdot Prob \{X_N = x\}$$
 (22)

where  $Prob\ \{X_N=x\}$  is the probability that the chip has x faults and  $Q_{x,j}^{(N)}$  is the probability that the x faults are distributed into exactly j out of N modules given that there are x faults. Assuming that faults are distinguishable, the latter equals  $^{40}$ ,

$$Q_{x,j}^{(N)} = \sum_{k=0}^{j} (-1)^k \binom{N}{k, j-k, N-j} \left[ \frac{j-k}{N} \right]^x \quad \text{for } x \ge j \text{ and } 0 < j \le N$$
 (23)

where  $\binom{N}{k,j-k,N-j} = \binom{N}{k} \binom{N-k}{N-j}$  is the multinomial coefficient. For x < j we have  $Q_{x,j}^{(N)} = 0$  and for x = j = 0  $Q_{0,0}^{(N)} = 1$  and consequently, we can rewrite (22) as follows,

$$a_{M,N} = \sum_{x=0}^{\infty} Q_{x,(N-M)}^{(N)} \cdot Prob \{X_N = x\}$$
 (24)

We show next that the two methods in (21) and (24) yield the same expression for  $a_{M,N}$  when the probability of having x faults follows the Poisson distribution, i.e.,

$$Prob \{X_N = x\} = \frac{e^{-\frac{1}{2} - \frac{N}{2}} X^{\frac{N}{2}}}{x!}$$
 (25)

$$Prob \{X_{N} = x\} = \frac{e^{-N\lambda}(N\lambda)^{x}}{x!}$$
Substituting (23) and (25) in (24) results in,
$$a_{M,N} = \sum_{x=0}^{\infty} Prob \{X_{N} = x\} \cdot Q_{x,(N-M)}^{(N)}$$

$$= \sum_{x=0}^{\infty} \frac{e^{-N\lambda}(N\lambda)^{x}}{x!} \cdot \sum_{k=0}^{N-M} (-1)^{k} \left(k, M, N-M-M-k\right) \left[\frac{N-M-k}{N}\right]^{x}$$

$$= \sum_{k=0}^{N-M} (-1)^{k} \left(\frac{N-M}{k}\right) \left(\frac{N}{M}\right) e^{-N\lambda} \sum_{x=0}^{\infty} \frac{[\lambda(N-M-k)]^{x}}{x!}$$

$$= \sum_{k=0}^{N-M} (-1)^{k} \left(\frac{N-M}{k}\right) \left(\frac{N}{M}\right) e^{-N\lambda} e^{(N-M-k)\lambda}$$

$$= {N \choose M} e^{-N\lambda} e^{(N-M)\lambda} \sum_{k=0}^{N-M} (-1)^{k} \left(\frac{N-M}{k}\right) e^{-k\lambda}$$

$$= {N \choose M} e^{-M\lambda} (1-e^{-\lambda})^{N-M} = {N \choose M} y^{M} (1-y)^{N-M}$$

ticular for the negative binomial distribution as shown in what follows. Substituting The equivalence of the above two methods is not restricted to the simple case of the Poisson distribution for faults but holds for other distributions as well, in par-(23) in (24) we obtain,

$$a_{M,N} = \sum_{x=0}^{\infty} Prob \{X_N = x\} \cdot Q_{x,(N-M)}^{(N)}$$

$$= \sum_{x=0}^{\infty} Prob \left\{ X_N = x \right\} \sum_{k=0}^{N-M} (-1)^k \binom{N-M}{k} \binom{N}{M} \left[ \frac{N-M-k}{N} \right]^x$$

$$= \sum_{k=0}^{N-M} (-1)^k \binom{N-M}{k} \binom{N}{M} \sum_{x=0}^{\infty} Prob \left\{ X_N = x \right\} \left[ \frac{N-M-k}{N} \right]^x$$

$$= \sum_{k=0}^{N-M} (-1)^k \binom{N-M}{k} \binom{N}{M} G \left( \frac{N-M-k}{N} \right)$$

where G(s) is the generating function of the probability distribution  $Prob\ \{X_N=x\}$ . For the negative binomial distribution we have

$$G(s) = \left[1 + \frac{(1-s)N\overline{\lambda}}{\alpha}\right]^{-\alpha} \tag{26}$$

Substituting (26) into the above equation yields,

$$a_{N,N} = \sum_{k=0}^{N-M} \binom{-1}{k}^k \binom{N-M}{k} \binom{N}{M} \left[1 + \frac{\left(1 - \frac{N-M-k}{N}\right)N\overline{\lambda}}{\alpha}\right]^{-\alpha}$$

$$= \sum_{k=0}^{N-M} (-1)^k {N-M \choose k} {N \choose M} \left[ 1 + \frac{(M+k)\overline{\lambda}}{\alpha} \right]^{-\alpha}$$
 (27)

which is identical to (21) after substituting  $y_{Nt+k}$  by its proper expression from (19). Note that the equivalence of the two schemes for the Poisson distribution can be proved similarly using the generating function for the Poisson distribution which is

$$G(s) = e^{N\lambda(s-1)} \tag{28}$$

expression for the negative binomial model. ent modules), and then apply the compounding procedure to obtain the required (whose most useful property is the statistical independence between faults in differexpression for the desired measure assuming the very convenient Poisson distribution pounding procedure can be applied to any statistical measure. The negative binomial distribution is obtained from the Poisson distribution by averaging over all values of  $\lambda$ , using the Gamma distribution function. This com-We can derive an

To illustrate this procedure we show next that  $a_{M,N}$  in (27) can be obtained by compounding (20) when  $y = e^{-\lambda}$ . Equation (20) can be rewritten in the form of (21) by expanding  $(1-y)^{N-M}$  into the following binomial series

$$(1-y)^{N-M} = \sum_{k=0}^{N-M} (-1)^k \binom{N-M}{k} y^k \tag{29}$$

Substituting this series expansion into (20) results in

$$a_{M,N} = \binom{N}{M} \sum_{k=0}^{N-M} (-1)^k \binom{N-M}{k} y^{M+k}$$
 (30)

calculated using

$$a_{i} = \sum_{M_{i}=N_{i}-R_{i}}^{N_{i}} a_{M_{i},N_{i}}$$
 (40)

can easily identify those terms that should be included and we can therefore define a "coverage factor" as follows,  $c_{M_1,M_2} = 1$  if the chip is acceptable with  $M_1$  and  $M_2$ become useless when a type 1 module is defective. In such a case not all  $R_1 \cdot R_2$  possible terms should be included in the expression for Y. In well-structured architectures we fault-free modules of type 1 and 2, respectively. Otherwise,  $c_{M_1,M_2}=0$ . Consequently, of type 1 may affect the usefulness of type 2 modules, i.e., a type 2 module may The expression for Y will consist of  $R_1 \cdot R_2$  terms. However, in many practical chip architectures there is no such architectural independence and a fault in a module as follows,  $c_{M_1,M_2}=1$  if the chip is acceptable with  $M_1$  and  $M_2$ 

$$Y = \sum_{M_1 = N_1 - R_1}^{N_1} \sum_{M_2 = N_2 - R_2}^{N_2} a_{M_1, N_1} \cdot a_{M_2, N_2} \cdot c_{M_1, M_2}$$
(41)

 $c_{M_1,M_2}$  serves to select all the fixable combinations out of all combinations of fault-free modules of type 1 and type 2.

all patterns consisting of  $M_1$  and  $M_2$  fault-free modules of type 1 and 2, respectively. a factor assuming only the values 0 and 1, but the fraction of fixable patterns out of to know the exact position of the fault-free modules. In such a case,  $c_{M1,M2}$  will not be may be insufficient to determine whether the chip is fixable or not; we may also need In less structured architectures, the number of fault-free modules of either type

and support circuitry when the Poisson distribution is assumed, is as follows, The final expression for the yield of a chip with two types of identical modules

$$(=Y_0\sum_{\substack{N_1=k\\N_1=R_1}}^{N_1}\sum_{\substack{N_2=k\\N_2=k\\k_1=0}}^{N_1-M_1}\sum_{k_1=0}^{N_2-M_2}(-1)^{k_1}(-1)^{k_2}\binom{N_1}{M_1}\binom{N_1-M_1}{k_1}\binom{N_2}{M_2}\binom{N_2-M_2}{k_2}$$

$$\cdot e^{-(M_1+k_1)\lambda_1}e^{-(M_2+k_2)\lambda_2}e^{-\lambda_{CK}}\cdot c_{M_1,M_2}$$
(42)

clustering of faults in one type of circuits is not independent of the clustering in the number of faults in the complete chip, i.e., pounding steps (for the two types of modules and the support circuits) since the clustering of faults is allowed. We should not however, perform three separate com-Next we have to apply the compounding procedure to calculate the yield when We must therefore, perform a single compounding step using the average

$$\lambda = \lambda_1 N_1 + \lambda_2 N_2 + \lambda_{CK} \tag{43}$$

multiples of  $\lambda_1$  and  $\lambda_2$  we define, To simplify the integration of the various summands in (42) which contain different

$$\delta_1 = rac{\lambda_1 N_1}{\lambda}, \quad \delta_2 = rac{\lambda_2 N_2}{\lambda} \quad ext{and} \quad \delta_3 = rac{\lambda_{CK}}{\lambda}$$

of a type 1 module to the whole chip. The exponential terms in (42) now take the Note that  $\delta_1$  (and similarly,  $\delta_2$ ) is a constant which depends mainly on the area ratio

$$e^{-(M_1+k_1)\lambda_1-(M_2+k_2)\lambda_2-\lambda_{i:K}}=e^{-[(M_1+k_1)\delta_1/N_1+(M_2+k_2)\delta_2/N_2+\delta_3]\lambda}$$

# Some practical modifications

faults that cause these support circuits to be defective. This results in effect can be taken into account by including in formula (19) the average number of there is a dependence between the average number of faults in different circuits. completely independent of the clustering of the module faults. In most practical cases Doing so, however, would assume that the clustering of the support circuit faults is in the expression for  $a_{NI,N}$  by multiplication with the yield of the support circuits support circuits are damaged beyond use. In principle, this effect can be included shared by the replicated modules. there are support circuits in addition to such modules. because actual chips rarely consist entirely of identical circuit modules. In all chips The simple architecture analyzed in the preceding section is an idealization The chips, however, become unusable if such These support circuits are

$$y_n = \left[1 + \left(\overline{\lambda}_{CK} + n\overline{\lambda}\right)/\alpha\right]^{-\alpha} \tag{37}$$

culating the yields of partially-good chips (or chips with redundancy) with support formula (31) makes it possible to take these types of faults into account when calcircuits. where  $\lambda_{CK}$  is the average number of fatal faults or *chip-kill* faults in the support Chips with these faults cannot be used. Substituting expression (37) into

into yield formula (37) results in multiplier, the chips are very large, this yield is independent of chip area. It is used as a yield Another effect that must be included in yield estimates is the gross yield. Unless which has been denoted by  $Y_0$  in the preceding sections. Introducing it

$$y_n = Y_0[1 + (\overline{\lambda}_{CK} + n\overline{\lambda})/\alpha]^{-\alpha}$$
(38)

support circuits and gross yield losses. Introduction of this expression into equation (31) results in a formula that can to estimate yields of partially-good chips and chips with redundancy, with

# Multiple Module-type Chips

not presented here The extension to a larger number of module types is straightforward and is therefore expressions for chips with two different types of modules, say, Type 1 and Type 2. previous results to fault tolerant chips with multiple types of modules. We derive yield to tolerate faults in a single type of circuit modules. In this section we extend the The discussion above was restricted to the case where redundancy is provided

of each type can be reconfigured separately when necessary. Then, we can calculate distribution), and multiply the two results to obtain the overall yield, the yield of each module type separately Suppose that there are redundant modules of both types and that the modules (assuming that faults follow the Poisson

$$Y = Y_1 \cdot Y_2 \tag{39}$$

where  $Y_i$  (i = 1, 2) is the yield of the set of  $N_i$  modules of type i. This yield can be

By compounding (30) with the Gamma distribution in (9) we obtain,

$$a_{\scriptscriptstyle M,N} = \binom{N}{M} \sum_{k=0}^{N-M} (-1)^k \, \binom{N-M}{k} \int_0^\infty e^{-(M+k)\lambda} \cdot f(\lambda) \cdot d\lambda$$

$$= \binom{N}{M} \sum_{k=0}^{N-M} (-1)^k \binom{N-M}{k} \left[ 1 + \underbrace{\binom{M+k}{\bar{\lambda}}}_{\alpha} \right]^{-\alpha}$$
 (31)

This very powerful compounding procedure was employed to derive yield expressions for interconnection buses in VLSI chips<sup>41</sup>, for wafer scale cube-connected-cycles<sup>42</sup>, and for partially good memory chips<sup>28,37</sup>.

we can derive a somewhat simpler expression involving one summation instead of two The expression for  $a_{M,N}$  in (31) can be used to calculate the yield of chips with redundancy, using equation (16), and partially good chips as will be shown subsequently. To calculate the yield of a chip with a single type of redundant modules Employing the previous notation, the required yield is

$$Y = Prob$$
 {There are at least  $(N - R)$  fault – free modules} (32)

(N-R) such events occur simultaneously. According to the Inclusion and Exclusion Define the event - the i-th module is fault-free, then Y is the probability that at least principle, Y can be written as,

$$Y = \sum_{n=N-R}^{N} (-1)^{n-N+R} \binom{n-1}{N-R-1} \binom{N}{n} y_n$$
 (33)

Replacing the index in (33) by i = N - n yields, obtain a yield formula for evenly distributed faults or clustered faults, respectively. It should be noted that we may use either equation (18) or (19) for  $y_n$  in (33) and

$$Y = \sum_{i=0}^{R} (-1)^{R-i} {N \choose N-i} {N-1-i \choose N-R-1} y_{N-i}$$
 (34)

expressions in (34) and (16) are equivalent. This is the yield formula (with a different notation, i.e., M = N - R) presented by Harden and Strader<sup>43</sup> and deduced from several special cases of N and R. The yield

yield is affected when we have one to five redundant circuits. This is done in Table modules must be functioning correctly if the chips are to be usable. Let the yield of the ten circuit modules be equal to 10%. We can then investigate how the chip 3, where yields (in %) correspond to different values of the clustering parameter  $\alpha$ . the yield of chips with redundancy. Consider a chip on which ten identical circuit We conclude this section with an example illustrating the effect of clustering on

four times higher than the prediction for clustered faults. Miscalculations by a factor of four in the productivity of semiconductor manufacturing plants can be very costly 10% to 24.1%. This indicates that the yield prediction for purely random faults is however, the clustering parameter is  $\alpha=0.5$ , the yield is expected to improve from Table 3, the use of five redundant circuits increases the yield from 10% to 93.1%. If, The pure random fault model corresponds to  $\alpha = \infty$ . In this case, according to

Table 3: Yield (in %) with different amounts of redundancy for varying degrees of large-area fault clustering.

| ŀ         | L | ſ    |      |      |     |     |
|-----------|---|------|------|------|-----|-----|
| -<br>85 8 | _ | 73.0 | 53.8 | 30.6 | 10  | 8   |
| 3 53.7    | ~ | 44.8 | 34.3 | 22.4 | 10  | 2   |
| 1 36.1    | _ | 31.1 | 25.2 | 18.3 | 10  | _   |
| 3 22.4    | ယ | 20.3 | 17.8 | 14.6 | 10  | 0.5 |
| 3   R=4   | ت | R=3  | R=2  | R=1  | R=0 | α   |

importance. Inclusion of clustering in redundancy yield calculation is therefore of considerable

## Partially Good Chips

each  $a_{M,N}$  by a weight equal to M/N to obtain what is called the equivalent yield up all  $a_{M,N}$ 's to obtain the yield as is done for chips with redundancy, we multiply good chip is more valuable than a half-good chip. Consequently, instead of summing modules in a chip with redundancy are expected to be used. Thus, a three-quarterules in a partially-good chip are considered to be usable while only (N-R) fault-free between a partially-good chip and a chip with redundancy is that all fault-free modchip with exactly M fault-free modules out of N, is given by  $a_{M,N}$ . and their yields are  $a_{2,4}$  and  $a_{1,4}$ , respectively. In general, the yield of a partially-good equal to  $a_{3,4}$ . Similar designations apply to chips that are half-good and quarter-good quarter-good. The yield of these chips is known as the three-quarter-good yield and is with three operating modules and one defective module are referred to as being threefraction of chips falling in this category represents the perfect chip yield. The chips modules. These chips are known as perfect if all four modules are fault-free. tical modules are fault-free. Consider for example, chips consisting of four identical Partially good chips are chips which are usable even if only some of their iden-The difference

$$Y_{EQ} = \sum_{M=J}^{N} \frac{M}{N} a_{M,N} \tag{35}$$

where J is the minimum number of modules which have to be fault-free

the use of partially good chips results in utilization of all the fault-free modules; none have been wasted. We first prove it for the Poisson distribution using equation (20), in this case is equal to the yield of the individual circuit module. This implies that We show in what follows that if J=1 then  $Y_{EQ}=y$ , i.e., the equivalent yield

$$Y_{EQ} = \sum_{M=1}^{N} \frac{M}{N} a_{M,N} = \sum_{M=1}^{N} \frac{M}{N} {N \choose M} y^{M} (1-y)^{N-M} = y \sum_{M=1}^{N} {N-1 \choose M-1} y^{M-1} (1-y)^{N-M}$$

Substituting m = M - 1 and n = N - 1 yields,

$$Y_{EQ} = y \sum_{m=0}^{n} {n \choose m} y^m (1-y)^{n-m} = y$$
 (36)

Applying the compounding procedure to the above equation proves our claim for the negative binomial distribution as well.

Substituting the above in (42) and compounding with respect to  $\lambda$  results in

$$Y = Y_0 \sum_{\substack{M_1 = \\ N_1 = R_1 = N_2 = R_2}}^{N_1} \sum_{\substack{M_2 = \\ k_1 = 0}}^{N_2} \sum_{k_1 = 0}^{N_1 - M_1} \sum_{k_2 = 0}^{N_2 - (-1)^{k_1}} (-1)^{k_2} \binom{N_1}{M_1} \binom{N_1 - M_1}{k_1} \binom{N_2}{M_2} \binom{N_2 - M_2}{k_2}$$

$$\cdot \left[1 + \frac{((M_1 + k_1)\delta_1/N_1 + (M_2 + k_2)\delta_2/N_2 + \delta_3)\overline{\lambda}}{\alpha}\right]^{-\alpha} \cdot c_{M_1,M_2}$$
(44)

Finally, we define 
$$\overline{\lambda}_1 = \overline{\lambda} \delta_1 / N_1$$
,  $\overline{\lambda}_2 = \overline{\lambda} \delta_2 / N_2$ ,  $\overline{\lambda}_{CK} = \overline{\lambda} \delta_3$  and obtain, 
$$Y = Y_0 \sum_{\substack{N_1 = k_1 \\ N_1 = \overline{k}_1 \\ N_2 = \overline{k}_2}}^{N_2} \sum_{k_1 = 0}^{N_1 - M_1} \sum_{k_2 = 0}^{N_2 - M_2} (-1)^{k_1} (-1)^{k_2} \binom{N_1}{M_1} \binom{N_1 - M_1}{k_1} \binom{N_2}{M_2} \binom{N_2 - M_2}{k_2}$$

$$\cdot \left[1 + \frac{\left((M_1 + k_1)\overline{\lambda}_1 + (M_2 + k_2)\overline{\lambda}_2 + \overline{\lambda}_{CK}\right)}{\alpha}\right]^{-\alpha} \cdot c_{M_1,M_2} \tag{45}$$

is provided, namely, memory cells, word lines and bit lines. However, only two types lines and memory cells. These two types of redundant circuits are used to replace defective word lines, bit of redundant circuits are added to the memory chip: spare word lines and bit lines. memory chip has three types of identical circuits for which some form of redundancy word line faults, single bit line faults and adjacent bit line faults<sup>37</sup>. A fault-tolerant types of faults: single cell faults, adjacent cell faults, single word line faults, adjacent examine individual faults. An example is a memory chip which can have the following A simpler expression for the yield of a multiple module-type chip can be derived if it is possible to determine for any single fault whether it can be tolerated or not. In this case, instead of considering modules which may have any number of faults, we

types. Let  $\lambda_a$  and  $\lambda_b$  denote the average number of faults of type a and b, respectively. type b, and then extend our result to memory chips with a larger number of fault We first derive a yield expression for a chip with two types of faults, type a and

$$Y=Y_0\sum_{k_a,k_b} Prob$$
 (There are  $k_a$  faults of type  $a$  and  $k_b$  faults of type  $b$ )  $\cdot h_{k_a,k_b}$ 

the support circuitry and denote by  $\lambda_{CK}$  the average number of faults in this part of the compounding procedure to allow for fault clustering. We also take into account The above yield expression can be derived by first assuming independency between where  $h_{k_a,k_b}$  is the probability that the combination of  $k_a$  and  $k_b$  faults can be tolerated. the chip. Consequently, the two types of faults (i.e., faults follow the Poisson distribution) and then applying

$$Y = Y_0 \sum_{k_a, k_b} \frac{\lambda_a^{k_a} e^{-\lambda_a}}{k_a!} \cdot \frac{\lambda_b^{k_b} e^{-\lambda_b}}{k_b!} \cdot e^{-\lambda_{CK}} \cdot h_{k_a, k_b}$$

$$= Y_0 \sum_{k_a, k_b} \frac{\lambda_a^{k_a} \lambda_b^{k_b}}{k_a! k_b!} e^{-(\lambda_a + \lambda_b + \lambda_{t:K})} \cdot h_{k_a, k_b}$$
 (46)

between the clustering of the three types of faults. Therefore, we define as before The compounding procedure has to be applied only once due to the dependence

$$\lambda = \lambda_a + \lambda_b + \lambda_{CK}, \quad \delta_1 = \frac{\lambda_a}{\lambda}, \quad \delta_2 = \frac{\lambda_b}{\lambda}, \quad \text{and} \quad \delta_3 = \frac{\lambda_{CK}}{\lambda}$$

Substituting these in (46) yields

$$Y = Y_0 \sum_{k_a, k_b} \frac{\lambda^{k_a + k_b} \delta_1^{k_a} \delta_2^{k_b}}{k_a! k_b!} e^{-\lambda} \cdot h_{k_a, k_b}$$
 (47)

Compounding now with respect to  $\lambda$  results in,

$$Y = Y_0 \sum_{k_a, k_b} \frac{\Gamma(k_a + k_b + \alpha)}{k_a! k_b! \Gamma(\alpha)} \cdot \frac{(\frac{1}{\alpha})^{k_a + k_b} \delta_1^{k_a} \delta_2^{k_b} \overline{\lambda}^{k_a + k_b}}{(1 + \frac{\overline{\lambda}}{\alpha})^{k_a + k_b + \alpha}} \cdot h_{k_a, k_b}$$
(48)

Defining  $\bar{\lambda}_a = \bar{\lambda} \delta_1$  and  $\bar{\lambda}_b = \bar{\lambda} \delta_2$  and substituting in (48) we obtain

$$Y = Y_0 \sum_{k_a, k_b} \frac{\Gamma(k_a + k_b + \alpha)}{k_a! k_b! \Gamma(\alpha)} \cdot \frac{(\frac{1}{\alpha})^{k_a + k_b} \overline{\lambda}_a^{k_b}}{(1 + \frac{\overline{\lambda}}{\alpha})^{k_a + k_b + \alpha}} \cdot h_{k_a, k_b}$$
(49)

(46) through (49) we arrive at the following yield expression,  $\lambda_{actt}, \lambda_{swt}, \lambda_{awt}, \lambda_{stt}$  and  $\lambda_{adt}$ . Following the same procedure as outlined in equations adjacent bit line faults. lines, single word line faults, adjacent word line faults, single bit line faults single cell faults, adjacent cell faults along word lines, adjacent cell faults along bit We now extend the above result to memory chips with seven types of faults: The corresponding fault averages are denoted by  $\lambda_{sc}$ ,  $\lambda_{acwt}$ ,

$$Y = Y_0 \sum_{i,j,k,l,m,n,q} \frac{\Gamma(i+j+k+l+m+n+q+\alpha)}{i! \, j! \, k! \, l! \, m! \, n! \, q! \, \Gamma(\alpha)}$$

$$\frac{\left(\frac{1}{\alpha}\right)^{i+j+k+l+m+n+q}}{\left(\frac{1}{\alpha}\right)^{i+j+k+l+m+n+q+\alpha}} \bar{\lambda}_{scl}^{j} \bar{\lambda}_{awl}^{k} \bar{\lambda}_{abl}^{q} \bar{\lambda}_{abl}^{q} \bar{\lambda}_{abl}^{q} \cdot h_{i,j,k,l,m,n,q}$$

$$\left(1 + \frac{\overline{\lambda}}{\alpha}\right)^{i+j+k+l+m+n+q+\alpha}$$

$$(50)$$

where the definitions of  $\overline{\lambda}_{sc}$ ,  $\overline{\lambda}_{acwt}$ , etc are similar to those above

of the seven types) occurring in a single word line (or bit line) is negligible. Otherwise, well justified. word lines and bit lines and a small number of expected faults, this assumption is the summation in (50) will be infinite. In VLSI memory chips with thousands of Finally, note that we must assume that the probability of multiple faults (of any

described by Stapper et al20 steps for each type of faults have to be performed, as was done in reference<sup>41</sup> clustering parameter  $\alpha$ , have to be used for each fault type. Separate compounding correlation between failure types requires the use of a multivariate model like the one is no correlation, independent negative binomial distributions, each with their own perfect correlation was assumed in the derivation of (45), (49) and (50). Also, it must be investigation of faults of different types. Such a perfect correlation between the distribution of faults of different types. Such a Also, it must be noted here that the above approach is valid only if there is

### CONCLUSIONS

method used to determine the parameters of the yield model was reviewed and the assumed size of fault clusters was discussed. dancy or partially-good chips, with one or more types of circuit modules. Also, the clustering into account when deriving yield expressions for VLSI chips with redunant VLSI chips have been reviewed in this paper. We have shown how to take fault The statistical models used to estimate the manufacturing yield of defect toler-

# ACKNOWLEDGMENTS

The work of the first co-author was supported in part by NSF under contract

Business Machines Corporation and are reprinted here with permission. Research and Development, Vol. 33, No. 2., March 1989 in a paper by the second co-author entitled "Large Area Fault Clusters and Fault Tolerance in VLSI Circuits: A Review." These figures and tables are copyrighted in 1989 by the International The figures and tables in this manuscript also appeared in the IBM Journal of

### REFERENCES

- --T.E. Mangir, "Use of On-Chip Redundancy for Fault-Tolerant Very Large Scale Integrated Circuit Design," Ph.D. Dissertation, Univ. of Calif., Los Angeles,
- 2 sors," Ph.D. Dissertation, Purdue Univ., Indiana, 1982. K.S. Hedlund, "Wafer Scale Integration of Configurable, Highly Parallel Proces-
- ယ Texas A & M University, College Station, TX, 1985. J.C. Harden, "A Wafer Scale Cellular Tree Architecture," Ph.D. Dissertation,
- . T. J. Wallmark, "Design Considerations for Integrated Electron Devices," Proc. IRE, Vol. 48, pp. 293-300, March 1960.
- 5 S. R. Hofstein and F. P. Heiman, "The Silicon Insulated-Gate Field Effect Transistor," *Proc. IEEE*, Vol. 51, pp. 1190-1202, Sept. 1963.
- 6 Vol. B.T. Murphy, "Cost-size Optima of Monolithic Integrated Circuits," Proc. 52, pp. 1537-1545, Dec. 1964. IEEE,
- .7 C.H. Stapper, "Defect Density Distribution for LSI Yield Calculations," Trans. Electron Devices, Vol. ED-20, pp. 655-657, July 1973. IEEE
- œ A.P. Turley and D.S. Herman, "LSI Yield Projections Based Upon Test Patterns Hybrids, Packag., Vol. PHP-10, pp. 230-234, Dec. 1974. Results: An Application to Multilevel Metal Structures," IEEE Trans. Parts,
- 9. C.H. Stapper, "On a Composite Model of the IC Yield Problem," IEEE J. Solid-State Circuits, Vol. SC-10, pp. 537-539, Dec. 1975.
- 10. O. Paz and T.R. 540-546, Oct. 1977. O. Paz and T.R. Lawson, Jr., "Modification of Poisson Statistics: Modeling Defects Induced by Diffusion," *IEEE J. Solid-State Circuits*, Vol. SC-12, pp.
- 1 R.S. Hemmert, "Poisson Process and Integrated Circuit Yield Prediction," Solid-State Electronics, Vol. 24, pp. 511-515, June 1981.

- 12. Solid-State Electronics, Vol. 25, pp. 487-489, June 1982. C.H. Stapper and R.J. Rosner, "A Simple Method for Modeling VLSI Yields,"
- 13. 87-97, January 1985. Circuit Defect and Fault Distributions," IBM J. Res. Develop., Vol. 29, pp. C.H. Stapper, "The Effects of Wafer to Wafer Density Variations on Integrated
- 14. cuits," Proc. IEEE, Vol. 57, pp. 1621-1696, Sept. 1969. T. Yanagawa, "Influence of Epitaxial Mounds on the Yield of Integrated Cir-
- 15 IEEE Trans. Electron Devices, Vol. ED-19, pp. 190-197, Feb. "Yield Degradation of Integrated Circuits Due to Spot Defects," 1972.
- 16. velop., Vol. 20, pp. 228-234, May 1976. C.H. Stapper, "LSI Yield Modeling and Process Monitoring," IBM J. Res.  $D_{e}$
- 17. A.V. Ferris-Prabhu, L.D. Smith, H.A. Bonges and J.K. Paulsen, "Radial Yield 3, pp. 42-47, March 1987. Variations in Semiconductor Wafers," IEEE Circuits and Devices Magazine, Vol.
- 18 demic Publishers, 1987, Ch. 4, pp. 45-49, Ch. 8, pp. 158-160. D.M.H. Walker, Yield Simulation for Integrated Circuits, Boston: Kluwer Aca-
- 19. S. Gandemer, "Modelisation de l'Impact des Defauts de Fabrication sur le Ren-Dissertation, Ecole Nationale Superieure des Telecommunications, Sept. 1987. dement des Microcircuits Integres Fabriques en Technologie Silicium," Doctoral
- 20 C.H. Stapper, F.M. Armstrong and K. Saji, "Integrated Circuit Yield Statistics," Proc. IEEE, Vol. 71, pp. 453-470, April 1983.
- 21. C.H. Stapper, "Small-Area Fault Clusters and Fault-Tolerance in VLSI Circuits," Develop., Vol. 33, March 1989.
- 22 R.M. Warner, "Applying a Composite Model to the IC Yield Problem," State Circuits, Vol. SC-9, pp. 86-95, June 1974.
- 23 pp. 1045-1047, Dec. 1981. R.M. Warner, "A Note on IC Yield Statistics," Solid-State Electronics, Vol. 24.
- 24 S.M. Hu, "Some Considerations in the Formulation of IC Yield Statistics," State Electronics, Vol. 22, pp. 205-211, Feb. 1979. Solid-
- 25 Yield Statistics'," Solid-State Electronics, Vol. 24, pp. 127-132, Feb. 1981 Stapper, "Comments on 'Some Considerations in the Formulation of IC
- 26 M.B. Ketchen, "Point Defect Yield Model for Wafer Scale Integration," Circuits and Devices Magazine, Vol. 1, No. 4, pp. 24-34, July 1985.
- 27. V. Foard Flack, "Introducing Dependency into IC Yield Models," Electronics, Vol. 28, No. 6, pp. 555-559, June 1985. Solid-State
- 28 C.H. Stapper, "Block Alignment: A Method for Increasing the Yield of Memory Koren (ed.), pp. 243-255, New York: Plenum, 1989. Chips that are Partially Good," Defect and Fault Tolerance in VLSI Systems, I.
- 29. R.B. Seeds, "Yield, Economic, and Logistic Models for Complex Digital Arrays," in 1967 IEEE Int. Conv. Rec., 1967, pt. 6, pp. 61-66.
- 30. R.B. Seeds, "Yield and Cost Analysis of Bipolar LSI," presented at the 1967 Int Electron Device Meeting Keynote Session, p. 12, Oct. 1967.
- 31. T. Okabe, M. Nagata, and S. Shimada, and a New Expression for the Yield," Elec. Eng. Japan, Vol. 92, pp. 135-141, "Analysis on Yield of Integrated Circuits
- 32 C.H. Stapper, "The Defect-Sensitivity Effect of Memory Chips," IEEE J. Solid Circuits, Vol. SC-21, pp. 193-198, Feb. 1986.

- 33 C.H. Stapper, "On Yield, Fault Distributions and Clustering of Particles," IBM J. Res. Develop., Vol. 30, pp. 326-338, May 1986.
- 34 V. Foard Flack, "Estimating Variations in IC Yield Estimates," IEEE J. of Solid-State Circuits, Vol. SC-21, pp. 362-365, April 1986.
- 35 T.E. Mangir, "Sources of Failures and Yield Improvement for VLSI and Restruc-Improvement for VLSI," Proc. IEEE, Vol. 72, pp. 690-708, June 1984. turable Interconnects for RVLSI and WSI: Part I - Sources of Failures and Yield
- 36 74, pp. 515-516, March 1986. VLSI and Restructurable Interconnects for RVLSI and WSI'," Proc. IEEE, Vol. "Comments on 'Sources of Failures and Yield Improvement for
- 37. C.H. Stapper, A.N. McLaren, and M. Dreckmann, "Yield Model for Productiv-Product," IBM J. Res. Develop., Vol. 20, pp. 398-409, 1980. ity Optimization of VLSI Memory Chips with Redundancy and Partially Good
- **₩** Yield and Performance Enhancement," Proc. 15th Annual Int. Symp. on Fault-Tolerant Computing, pp. 330-335, 1985. Koren and D.K. Pradhan, "Introducing Redundancy into VLSI Designs for
- 39. 699-711, May 1986. dundancy in VLSI and WSI Multiprocessor Systems," Proc. IEEE, Vol. 74, pp. I. Koren and D.K. Pradhan, "Yield and Performance Enhancement through Re-
- 40. I. Koren and D.K. Pradhan, "Modeling the Effect of Redundancy on Yield and Performance of VLSI Systems," IEEE Trans. on Computers, Vol. C-36, pp. 344-355, March 1987.
- 41. and WSI for Maximum Yield and Minimum Delay," IEEE J. of Solid-state Circuits, pp. 859-866, June 1988. Z. Koren and D.K. Pradhan, "Designing Interconnection Buses in VLSI
- 42. J-J. Shen and I. Koren, "Yield Enhancement Designs for WSI Cube Connected Proc. of Int. Conf. on WSI, pp. 289-298, Jan. 1989.
- 43. J.C. Harden and N.R. Strader, "Architectural Yield Optimi IEEE Trans. on Computers, Vol. C-37, pp. 88-110, Jan. 1988. "Architectural Yield Optimization for WSI,"