DISTRIBUTION FOR YIELD ANALYSIS OF EMPIRICAL DATA 1 EMPLOYING THE UNIFIED NEGATIVE BINOMIAL

Israel Koren, Zahava Koren* and Charles H. Stapper**

University of Massachusetts at Amherst
Department of Electrical and Computer Engineering
*Department of Industrial Engineering
Amherst, MA 01003

**IBM General Technology Division Essex Junction, VT 05452

${f ABSTRACT}$

empirical data from twelve defect maps model is first extended to a more general case. yield of defect tolerant integrated circuits is analyzed in this paper. validated through simulation. Finally, the new model is employed in the analysis of The previously proposed unified negative binomial distribution for projecting the Then, the derived yield expression is The proposed

1. INTRODUCTION

small area clustering have been used [3]. integrated circuits (e.g., [1]), since this distribution can model the clustering of defects recognized by many researchers as adequately describing the distribution of defects in when redundancy is involved), further assumptions such as large area clustering or which has been observed in practice. However, for actual yield calculations (especially The negative binomial distribution (with the two parameters λ and α) has been

purpose of this parameter is to unify the existing yield calculations as well as to add block size, to the existing two parameters of the negative binomial distribution. In an earlier paper [2] we suggested the addition of a third parameter, namely the

¹This work was supported in part by NSF under contract MIP-8805586

increases. Several methods of estimating the block size have been suggested as well. the optimal redundancy (i.e., the redundancy which maximizes the yield per chip area) of modules. the simplifying assumption that both the chip and the block are linear arrangements the formulas for calculating the yield of a chip as a function of the block size under in two adjacent areas are statistically independent. In this earlier paper we presented The block size has been defined as the smallest area on the chip for which the defects a wide range of models (medium size clustering) that have not been dealt with before We showed that as the block size increases, the chip yield decreases, and

the parameter estimation. The model validation appears in Section 3 and Section 4 concludes the paper which have been analyzed using this model. Section 2 presents the yield equations and validate the analytical model using both simulation and some actual wafer maps In this paper we first extend the yield calculation to the two-dimensional case.

2. YIELD MODEL

used negative binomial distribution, i.e., the probability of x defects in an area of size that at least M of the modules are defect-free. We use as our fault model the commonly operation and N-M are spares. The yield of such a chip is defined as the probability the yield of a chip consisting of N modules, out of which M are necessary for proper description and the main assumptions. The problem we deal with is that of calculating chip and the block are two-dimensional. For completeness, we repeat here the model This section generalizes the results in [2] to the more realistic case, where

$$Prob\left(x \ defects\right) = \frac{\Gamma(\alpha_A + x)}{x! \ \Gamma(\alpha_A)} \frac{(\lambda_A/\alpha_A)^x}{(1 + \lambda_A/\alpha_A)^{\alpha_A + x}} \tag{1}$$

where λ_A and α_A are parameters.

tional to A and can be calculated by Since λ_A is the average number of defects in an area of size A, it must be propor-

$$\lambda_A = A \times \lambda$$

of the size of the defect clusters and its dependence on the area A is not uniquely where λ is the average number of defects in a unit area. The parameter α_A is a measure

clustering, where α_A is fixed for all A's, determined. Two extreme cases were dealt with in the literature: One is large area

$$\alpha_A = \alpha$$
.

The second is small area clustering, for which α_A is linear in A, i.e.,

$$\alpha_A = A \times a$$

where α denotes the clustering parameter corresponding to a unit area

independent, and inside which the defects are uniformly distributed. Intuitively, the smallest area on the chip for which the defects in two adjacent areas are statistically namely, the block size B, has been suggested in [2]. The block size is defined clusters are contained in distinct blocks. blocks form a division of the wafer into sub-areas in such a way that distinct defect a large number of "medium size clustering" models, the addition of a third parameter, In order to unify the yield equations resulting from these two models and to add

area of a module, and as the basic parameters the module parameters λ_{mod} and α_{mod} . for the block and $C_1 \times C_2 = N$ modules for the chip. We choose as the unit area the are shaped as rectangles with an integer number of modules. $B_1 imes B_2 = B$ modules block parameters are $\lambda_{block} = B_1 \cdot B_2 \cdot \lambda$ and $\alpha_{block} = \alpha$. For the sake of simplicity we denote these by λ and α , respectively. Consequently, the that the defects on the wafer have a negative binomial distribution with a block size BFor mathematical tractability we make the assumption that both the chip and the block We show next how the yield of a chip with redundancy can be calculated, assuming

using "large area clustering" as follows within one block, the probability of exactly k defect-free modules can be calculated As was proven in [2], for an area consisting of D modules which is totally contained

$$a(k,D) = \binom{D}{k} \sum_{i=0}^{D-k} (-1)^i \binom{D-k}{i} \left(1 + \frac{(k+i)\lambda}{\alpha}\right)^{-\alpha}.$$
 (2)

the entire chip can be described as the sum of the numbers of defect-free modules in areas, each contained in a different block, and the number of defect-free modules in Unless the block size is very large, the chip area will be divided into several sub-

simpler, it is employed in this paper. function technique are given in [2]. Since the convolution technique is computationally the generating function technique or as a convolution. The details of the generating each of the parts. Since these sub-areas are in different blocks, they are assumed to be statistically independent with respect to the number of defects. The probability of k defect-free modules in the entire chip can, therefore, be calculated either by using

into complete and partial blocks. For given values of R_1 and R_2 denote: to the block. Denote a placement by (R_1,R_2) where $1 \leq R_1 \leq min(B_1,C_1)$ and $1 \leq R_2 \leq min(B_2, C_2)$. The placement (R_1, R_2) determines the way the chip is divided There are $min(B_1, C_1) \times min(B_2, C_2)$ possible placements of the chip relative

$$n_1 = \left[\frac{C_1 - R_1}{B_1}\right]$$

$$m_1 = (C_1 - R_1) \bmod B_1$$

$$n_2 = \left[\frac{C_2 - R_2}{B_2}\right]$$

Note that $C_1 = R_1 + n_1 \times B_1 + m_1$, $C_2 = R_2 + n_2 \times B_2 + m_2$, and that for C_1 $n_1 = 0$ and $m_1 = C_1 - R_1$. Similarly, for $C_2 \leq B_2$, $n_2 = 0$ and $m_2 = C_2 - R_2$.

 $m_2 = (C_2 - R_2) \bmod B_2$

sub-areas in the following manner (see Figure 1): Once R_1 and R_2 are determined, the chip is divided into (at most) 9 disjoint

- (1) 1 (possibly) partial $R_1 \times R_2$ block.
- (2) n_2 (possibly) partial $R_1 \times B_2$ blocks
- (3) 1 (possibly) partial $R_1 \times m_2$ block.
- $(4)~n_1$ (possibly) partial $B_1 imes R_2$ blocks.
- (5) $n_1 \times n_2$ complete $B_1 \times B_2$ blocks.
- (6) n_1 (possibly) partial $B_1 \times m_2$ blocks.
- (7) 1 (possibly) partial $m_1 \times R_2$ block.
- (8) n_2 (possibly) partial $m_1 \times B_2$ blocks
- For $C_1 \leq B_1$ and $C_2 \leq B_2$, only 4 sub-areas, namely, areas 1,3,7 and 9 exist (9) 1 (possibly) partial $m_1 imes m_2$ block.

P(J=k), where J denotes the number of defect-free modules in a chip. These prob-To calculate the yield of a chip with redundancy, we need to find the probabilities

possible placements. abilities are first calculated for a given placement (R_1, R_2) , and then averaged over all

Denoting by J_i the number of defect-free modules in sub-area i, (i = 1, ..., 9), we

$$J = \sum_{i=1}^{9} J_i.$$

lution of the probability functions of $J_1, ..., J_9$, namely, Since the J_i 's are statistically independent, the probability function of J is the convo-

$$P^{(R_1,R_2)}(J=k) = \sum_{k_1+\cdots+k_9=k} P(J_1=k_1)P(J_2=k_2)\cdots P(J_9=k_9).$$
 (3)

clearly depend on (R_1, R_2) . For simplicity, it is omitted in the notation $P(J_i=k_i)$, although these probabilities The superscript (R_1,R_2) indicates the dependence of the probabilities on the placement.

contained in one block, and tinguish between i = 1, 3, 7, 9 and i = 2, 4, 5, 6, 8. For i = 1, 3, 7, 9 the sub-area is To calculate the probability functions of J_i (for given (R_1, R_2)), we need to dis-

$$P(J_i = k_i) = a(k_i, D_i)$$
(4)

where a(k,D) is defined as in equation (2) and D_i is the number of modules in sub-area

$$D_1 = R_1 R_2, \quad D_3 = R_1 m_2, \quad D_7 = m_1 R_2, \quad D_9 = m_1 m_2.$$

i = 2, 4, 5, 6, 8, then, and by k_{ij} the number of defect-free modules in part j of sub-area i $(j=1,...,s_i)$ Denote by s_i the number of those parts, by D_i the number of modules in each of them different block. These parts have equal dimensions and are statistically independent. For i=2,4,5,6,8, sub-area i is itself divided into several parts, each contained in a

$$P(J_i = k_i) = \sum_{k_{i1} + k_{i2} + \dots + k_{in_i} = k_i} a(k_{i1}, D_i) \ a(k_{i2}, D_i) \cdots a(k_{in_i}, D_i)$$
 (5)

 $D_6=B_1m_2,$ $s_2 = n_2, \quad D_2 = R_1 B_2, \quad s_4 = n_1, \quad D_4 = B_1 R_2, \quad s_5 = n_1 n_2,$ $s_8 = n_2$ and $D_8 = m_1 B_2$ $D_5=B_1B_2,$ $s_6=n_1,$

possible placements (R_1, R_2) , Equations (4) and (5) are now substituted into (3), and (3) is averaged over all

$$P(J=k) = \frac{1}{\min(B_1, C_1) \times \min(B_2, C_2)} \sum_{R_1=1}^{\min(B_1, C_1)} \sum_{R_2=1}^{\min(B_2, C_2)} P^{(R_1, R_2)}(J=k).$$
 (6)

The yield of the chip can now be calculated using

$$Y(Chip) = P(J \ge M) = \sum_{k=M}^{N} P(J=k). \tag{7}$$

a precise yield prediction. Estimating λ and α is discussed in the literature (e.g., [5]). λ S modules each, let X_i denote the number of defects in module i ($i=1,...,S\times W$), can be estimated from the average number of defects per module. Given W wafers with parameters λ , α , B_1 and B_2 , and the correct estimation of these parameters is crucial to The calculation of the yield according to equation (7) requires the knowledge of the

$$\hat{\lambda} = \frac{1}{S \times W} \sum_{i=1}^{S \times W} X_i \tag{8}$$

solution of the equation free $(B_1 \times B_2)$ blocks out of all given $\frac{S \times W}{B_1 \times B_2}$ blocks of this size. Then, $\widehat{\alpha}(B_1, B_2)$ is the more complicated since it depends on the assumed block size. For a given block size where $\hat{\lambda}$ denotes the estimate of the parameter λ . The estimation of α is slightly $(B_1,B_2),\,lpha(B_1,B_2)$ can be estimated as follows. Let Y_{B_1,B_2} denote the fraction of defect-

$$Y_{B_1,B_2} = \left(1 + \frac{\widehat{\lambda}}{\widehat{\alpha}(B_1, B_2)}\right)^{-\widehat{\alpha}(B_1, B_2)}.$$
 (9)

independence obtained for $\hat{a}(B_1, B_2)$, and the other is based on the Chi-square test for statistical We suggest two methods of estimating the block size (B_1, B_2) , one is based on the values

constant within a block and increases when the area consists of several blocks. In this method, lpha(i,j) is estimated for every potential block size (i,j) and the values of $\widehat{lpha}(i,j)$ The first method utilizes the fact (proven in [2]) that the parameter lpha remains

still close to $\tilde{a}(1,1)$, and this (i,j) is used as an estimate of (B_1,B_2) . are arranged in matrix form. We then search for the largest (i,j) for which $\widehat{\alpha}(i,j)$ is

statistically independent with respect to the number of defects. The block size in this index j of the first column whose values are significantly low. The two methods for lower than those of the other rows is chosen as B_1 . Similarly, B_2 is determined by two vertically neighboring blocks. The resulting values are then arranged in matrix Chi-square statistic is calculated, for every (i,j), to test independence between every (i,j), each wafer is divided into blocks of size (i,j). To determine the value of method is determined in two steps, first B_1 and then B_2 . For every potential block size estimating (B_1, B_2) are demonstrated in the next section. testing for independence between horizontally neighboring blocks, and by choosing the The second method is based on the assumption that the different blocks are The index i of the first row for which the Chi-square values are significantly

3. MODEL VALIDATION

first and then empirical data obtained from twelve defect maps of wafers manufactured by IBM [4]. This section is devoted to validating the above formulas, using simulated wafers

the parameters: $\lambda=0.1$, $\alpha=0.25$, and a block size of 2×3 modules. The parameters $\lambda, \, \alpha, \, B_1$ and B_2 were then estimated based on the simulated wafers As a first step, 10,000 wafers of size 24×24 modules each were simulated, using

the resulting statistics are presented in Tables 2 and 3. The block size (B_1, B_2) can same conclusion is reached by observing the Chi-square matrices. In the rows matrix matrix (Table 1), it is easily seen that the value 0.26 in the (2,3) position is the farthest be found either from the α matrix or from the Chi-square matrices. Observing the α (one for rows and one for columns) have been performed for the same block sizes, and block sizes between (1×1) and (8×8) is given in Table 1. The two Chi-square tests significantly low values (so is column 6, since 6 is a multiple of 3). The block size is index is a multiple of 2). In the columns matrix (Table 3), column 3 is the first with (Table 2), line 2 is the first to have very small numbers (and so does every row whose entry which is close to 0.28. We therefore deduce that the block size is (2 imes 3). The The estimate obtained for λ was $\hat{\lambda}=0.1007$. The matrix of the lpha estimates for

therefore, estimated as (2,3).

simulated 4×6 chips with d or less defective modules (d = 0, ..., 24). The theoretical by $P(J \geq N-d)$ in the previous section. First, we found the actual proportion of defective modules, or the probability of N-d or more defect-free modules, denoted clustering model underestimates the yield. model underestimates the yield, while the small area clustering model overestimates the best fit in this case. In addition, we can see that for $d \geq 2$, the large area clustering probability was then calculated using three yield models: The large area clustering calculated in four different ways. This yield is the cumulative probability of d or less model, For very small values of d, three of the graphs almost coincide but the small area imes 6 modules was selected, and the yield of this chip with d spare modules The estimated parameters were then used for yield calculations. the small area clustering model, and the equations obtained from the block The results are depicted in Figure 2. As expected, the block model provides

is a very small number for statistical purposes. We, therefore, have to combine both in the case of the simulated wafers. The empirical data include only 12 wafers, which of the block size based on Tables 4, 5 and 6 is not as straightforward here as it was performed, and the resulting statistics appear in Tables 5 and 6. The determination (12×12) have not been considered.) The Chi-square tests for independence were then (1×1) and (12×12) , and the results are presented in Table 4. (Block sizes larger than be (10×8) . combining the information in Tables 4, 5 and 6 we estimated the block size (B_1, B_2) to methods of the block size estimation and consider all three tables simultaneously. By λ and obtained $\hat{\lambda}=0.1089$. We then estimated α for every possible block size between manufactured by IBM [4], each consisting of 24×24 modules. We first estimated As a second step for validating the proposed yield equations, we analyzed 12 wafer

small values of d. For $d \geq 2$, however, the block model with a (10×8) block provides proportion of chips with d or less defects in the actual wafer maps, and are the block model with a (10×8) block. The results were then compared to the empirical modules, denoted by d) was calculated using both the large area clustering model and Figure 3. As can be seen, the large area clustering model is more accurate for very (10×11) modules. The yield of this chip (as a function of the number of spare We then proceeded to compare the empirical and theoretical yield of a chip of

a much better fit to the empirical results.

size is small, so is the deviation of the predicted yield from the empirical results. deviation increases as the error in estimating the appropriate block size increases appear in Figure 3, and they demonstrate that if the deviation from the "correct" block the estimated yield of a (10×11) chip was calculated for each one of them. The results block size, three other block sizes have been chosen: (10×7) , (10×9) and (10×6) , and To determine the sensitivity of the yield estimation to the exact choice of the

4. CONCLUSION

circumstances under which the more general model has to be employed analysis of empirical data needs to be performed to gain better understanding of the accurate yield projection compared to the previously suggested models. and empirical data) that in certain situations the more general model provides a more model has been analyzed in this paper. It has been demonstrated (using simulation The recently proposed generalization of the well-known negative binomial yield Additional

REFERENCES

- \equiv I. Koren and C.H. Stapper, "Yield Models for Defect Tolerant VLSI Circuit: A Review," Defect and Fault Tolerance in VLSI Systems, I. Koren (ed.), pp. 1-21,
- 2 Z. Koren and I. Koren, "A Unified Approach for Yield Analysis of Defect Tolerant Circuits," to appear, Defect and Fault Tolerance in VLSI Systems, Vol. 2, C.H. Stapper, V.K. Jain and G. Saucier (eds.), Plenum, 1990.
- ဩ C.H. Stapper, IBM J. Res. Develop., Vol. 33, March 1989. "Small-Area Fault Clusters and Fault-Tolerance in VLSI Circuits,"
- 4 C.H. Stapper, IBM J. Res. Develop., Vol. 31, pp. 641-650, Nov. 1987. "Correlation Analysis of Particle Clusters on Integrated Circuit
- 5 V. Foard Flack, State Circuits, Vol. SC-21, pp. 362-365, April 1986 "Estimating Variations in IC Yield Estimates," IEEE J. of Solid




Figure 1: A placement of a 4 X 6 chip relative o 8 \times 3 blocks, $R_1 = 1, R_2 = 2$.




Figure 2: Comparing three theoretical yield models to simulation results.




Figure 3: Comparing the block model (with four different sizes of the block) and the large area clustering model to the measurments for a 10×11 chip

0.98	0.93	0.72	0.68	0.50	0.48	0.27	0.28
1.21	1.16	0.90	0.85	0.60	0.56	0.32	0.33
0.98	0.95	0.73	0.70	0.50	0.48	0.26	0.26
1.79	1.72	1.34	1.27	0.89	0.83	0.46	0.46
2.06	1.98	1.54	1.46	1.03	0.96	0.51	0.50
1.98	1.91	1.48	1.41	0.98	0.93	0.50	0.50
2.75	2.65	2.06	1.94	1.37	1.28	0.68	0.67
3.02	2.97	2.32	2.19	1.53	1.44	0.76	0.75

Table 1: The α matrix for the simulated wafers.

5.97	300.75	4.44	1234.57	1 88	8050.98	0.28	229683.34
10.63	289.79	10.70	1049.30	10.22	7101.01	10.27	203881.48
4.01	278.46	0.71	1191.06	5.87	8798.31	1.15	245000.22
0.45	111.66	0.78	550.32	1.94	4260.57	3.07	136178.55
				2.66			
2.63	72.53	1.14	347.95	2.67	3280.47	5.14	115760.10
5.61	40.11	0.43	158.85	1.81	1825.31	3.21	71963.05
3.56	25.26	5.22	171.62	6.53	1715.88	7.33	71715.63

Table 2: The Chi-Square matrix for the rows of the simulated defect maps.

24383.17	22257.25	34574.99	30668.13	54168.29	58799.13	113273.83	100686.63
6195.51	5940.09	9604.63	8739.49	16258.17	18425.02	35649.67	36679.00
3.18	2.30	0.65	1.22	3.63	1.43	0.56	0.07
518.31	544.87	880.34	836.14	1691.40	1926.59	4179.13	4294.11
78.54	104.04	125.98	181.54	359.87	416.69	938.29	993.03
2.67	5.95	3.37	2.22	1.06	0.68	1.41	2.85
40.53	70.72	84.79	99.11	244.62	354.57	865.55	933.73
23.38	32.58	55.49	66.78	150.38	262.97	620.23	697.99

Table 3: The Chi-Square matrix for the columns of the simulated defect maps.

0.53 0.48 0.41 0.38 0.46 0.46 0.44 0.43 0.43 0.45 0.48	1.10
0.44 0.42 0.39 0.45 0.48 0.47 0.47 0.47 0.51	0.56
0.44 0.42 0.38 0.47 0.48 0.48 0.44 0.49 0.51	0.52
0.35 0.36 0.36 0.33 0.42 0.38 0.43 0.43 0.41 0.42	0.40
0.61 0.56 0.54 0.44 0.64 0.57 0.65 0.53 0.54 0.62	0.91
0.46 0.49 0.43 0.53 0.53 0.55 0.45 0.51	0.49
0.55 0.48 0.52 0.48 0.57 0.58 0.58 0.49 0.61	0.57
0.47 0.43 0.43 0.39 0.51 0.47 0.46 0.46 0.44 0.47	0.48
0.66 0.60 0.62 0.64 0.70 0.79 0.72 0.68 0.71 0.77	0.72
0.67 0.60 0.65 0.57 0.69 0.73 0.80 0.64 0.68 0.72	0.74
0.59 0.54 0.59 0.49 0.62 0.65 0.70 0.55 0.58 0.62	0.56
0.48 0.45 0.49 0.45 0.53 0.54 0.58 0.49 0.56 0.60	0.48

Table 4: The α matrix for the twelve defect maps.

37.03	25.77	20.20	21.74	32.15	31.13	92.98	63.86	142.00	171.28	359.84	347.86
10.59	13.75	11.42	7.86	12.70	18.91	67.18	56.39	95.66	136.12	225.44	393.96
10.40	10.49	7.73	7.90	6.87	12.05	44.02	32.61	72.70	108.27	177.73	317.19
9.80	7.73	6.05	4.55	8.58	8.30	45.46	28.52	53.55	82.38	143.39	271.23
5.48	3.27	3.37	0.52	2.55	4.96	23.85	16.01	30.72	49.94	96.48	181.67
12.95	11.46	5.67	13.13	4.29	11.48	28.68	18.75	41.25	72.63	112.24	206.04
7.20	7.70	16.38	6.60	4.63	10.61	21.04	14.95	26.25	36.31	84.16	126.49
6.57	3.67	2.56	3.24	6.09	11.52	29.27	21.06	31.16	45.43	92.02	138.21
0.49	0.96	0.96	3.78	1.88	4.87	10.00	10.09	22.00	31.22	59.58	86.28
10.24	10.62	24.77	4.56	4.13	4.42	5.69	7.94	20.61	28.56	53.39	89.99
3.14	10.89	11.22	7.00	4.53	4.35	8.23	10.49	18.33	34.22	58.25	108.44
7.53	5.67	5.35	5.37	1.43	4.83	7.98	9.80	19.86	33.35	54.18	124.8

Table 5: The Chi-Square matrix for the rows of the defect maps.

104.05	99.84	95.49	123.96	126.23	141.92	184.45	168.06	202.53	276.16	449.74	682.08
80.36	97.34	82.81	85.27	125.89	149.14	143.17	170.58	220.85	262.93	359.78	448.34
32.66	43.10	32.48	37.17	35.34	56.52	70.18	67.68	78.51	106.83	129.08	209.07
20.99	19.97	22.22	18.22	23.05	21.81	33.07	36.02	40.58	5 0.36	52.37	100.24
7.20	10.56	22.48	17.61	22.66	19.59	28.80	24.14	33.66	45.50	57.48	123.47
14.89	16.31	19.18	20.58	29.23	30.76	40.49	51.42	54.05	70.77	87.67	137.51
3.73	6.69	10.14	7.09	14.54	10.89	12.16	19.39	16.97	18.72	32.70	41.95
5.27	8.61	9.29	9.58	13.19	13.60	11.12	18.95	14.12	20.26	31.36	67.89
2.69	13.13	16.66	15.87	18.83	15.47	14.60	25.86	17.63	20.94	24.53	47.57
5.19	11.63	16.72	15.87	16.85	15.24	14.01	20.97	22.21	25.59	30.38	48.19
7.53	7.74	11.99	15.01	13.93	12.48	12.83	15.70	17.38	21.05	24.94	36.93
3.14	7.16	12.17	12.15	9.43	7.29	7.98	13.47	13.58	17.06	15.34	35.79

Table 6: The Chi-Square matrix for the columns of the defect maps.