SIGNAL RELIABILITY OF COMBINATIONAL AND SEQUENTIAL CIRCUITS

Department 0f Electrical Santa Barbara, CA ectrical Engineering and University of California Israel Koren 93106 Computer Science

new measure of logic circuit reliability, called

bility that the circuit output is correct, assuming that multiple faults of the stuck-at type may occur. Two different approaches to the evaluation of the signal reliability were presented by Ogus. However, both procedures are restricted to combinational circuits. nal reliability of a circuit is defined as the probasignal reliability, was introduced by Ogus. The sig-

sure to sequential circuits. We present a new method for evaluation of signal reliability which can be applied to sequential as well as combinational circuits this paper extend this new reliability mea-

H Introduction

probability was introduced by Ogus as a new measure of output being correct for any input combination. logic circuit reliability, called signal the circuit we can determine the probability of the nature and Logical circuits may produce correct output probabilities some faults are present in them. Given as of the possible faults in reliability. This sig-

cuits. however, it which was introduced by Parker and McCluskey. 2,3 forward but is impractical because of the amount of tomputation involved. The second method is based u were presented by Ogus. I latter method is more efficient than the first one; probabilistic model reliability of general different approaches is also restricted to combinational cirof combinational The first one is straightto the evaluation of combinational circuits circuits is based upon The the

reliability circuits. method for evaluation of signal reliability which be applied to sequential as well as combinational measure to sequential circuits. this paper we extend this new reliability The proposed algorithm evaluates the signal a recursive way and can easily be anto-We present a new

Definitions and Assumptions

We assume that the possible faults are multiple faults of the stuck-at type, i.e., any line X in the circuit possible faults and their the stuck-at type, i.e., any line X y be stuck at one (abbreviated s.a.l) of a probabilities of occurrence. circuit depends upon the ٥ ۲

s.a.O fault with probability single fault on line X. probability q_l denote the probability of , satisfying: This fault can be either a x O ğ a s.a.l fault occurrence of

The signal reliability of line defined as follows: × designated R(X), F.

 $R(X) = Pr\{The logic signal on line X is correct\}$

Similarly, Q(X): we define the signal unreliability, denoted

> (x) Ìi logic signal on line × Į. incorrect

Clearly,
$$R(X) + Q(X) = 1$$
 (1)

O(1) signal unreliability as follows: Since the correct 0 or 1, we define logic signal on line X can be eithe the O(1) signal reliability and the eicher

$$R_0(x) = Pr[Line x is correctly a 0]$$

$$H_1(X) = Pr\{Line X is correctly a 1$$

$$Q_0(x) = Pr\{Line x is incorrectly a 0\}$$

$$Q_1(X) = Pr\{Line X is incorrectly a 1\}$$

Clearly,
$$R(X) = R_0(X) + R_1(X)$$
 (2)

and
$$Q(x) = Q_0(x) + Q_1(x)$$
 (3)

these special subnetworks may s.a.O or s.a.l faults occur, while the other parts of the circuit, i.e., the subcircuits and the primary input lines, are fault free. For example, the appropriate models for a NAND gate and a T flip-flop are shown in Fig. 1. model for the circuit. In this model we insert in each line of the circuit a special subnetwork called Fault Occurrence Network (abbreviated FON). Only in using the values of these reliability functions for its input lines. In order to simplify the equation unreliabilities of a subcircuit, we establish a simple its input lines. In order to simplify the equations relating the output and input signal reliabilities and every subcircuit (a gate or a flip-flop) are calculated lines in the circuit are the values of R_0 , R_1 , Q_0 the signal reliabilities and unreliabilities of the According to the method proposed in this paper, and Q evaluated recursively, for the output i.e., the




Fig. |:-The models for a NAND gate and a

bilities of a FON in a single line. The second set of equations relates the output and input signal reliabilities of a subcircuit which is fault free according to our model. The equations for gates are described two sets of equations. The first set relates the output and input signal reliabilities and unreliathe next section, flip-flops The proposed model enables us to derive separately are described in while the appropriate equations Section IV.

single line. derive Let now the first × denote the set t of equations output line or r a FON

whose input line is $R_1(x)$, $R_0(x)$, $Q_1(x)$ and $Q_0(x)$ are given, and suppose that the values thus: 0fi

$$R_1(X^*) = Pr\{X^* \text{ is correctly a } 1\}$$

Pr(X is correctly a $1 \cap n$ no fault occurred)

pr{(X is correctly a 1 or incorrectly a 9

\bigcap (a s.a.l fault occurred) }

Since the occurrence of a fault in this line is indethe correctness of the signal X, we obtain:

$$R_1(X^*) = R_1(X) \cdot (1-s_X) + [R_1(X) + Q_0(X)]q_1$$

Simple algebraic manipulations yield:

$$R_1(X^*) = R_1(X) \cdot (1 - q_0) + Q_0(X) \cdot q_1$$
 (4)

tions: In a similar manner, we can prove the following equa-

$$R_{0}(X^{*}) = R_{0}(X) \cdot (1 - q_{1}) + Q_{1}(X) \cdot q_{0}$$
(5)

$$Q_1(X^*) = Q_1(X) \cdot (1 - q_0) + R_0(X) \cdot q_1$$
(6)

$$Q_0(x^*) = Q_0(x) \cdot (1 - q_1^x) + R_1(x) \cdot q_0^x$$
 (7)

If line X is a primary input line to the circuit, according to our assumptions fault free, hence:

$$Q_0(x) = Q_1(x) = 0$$
 $R_1(x) = Pr\{x=1\}$
 $R_0(x) = Pr\{x=0\}$

(B)

0

probabilities can be caluclated for each line in the The last two probabilities, denoted P_{χ} and $1-P_{\chi'}$ bilities, as follows: circuit, using the signal reliabilities and unreliarespectively, were called signal probabilities and studied by Parker and McCluskey. 2,3 These signal

$$p_{X} = pr\{X=1\} = R_{1}(X) + Q_{1}(X)$$
 (9)

$$1-p_{X} = Pr\{x=0\} = R_{0}(x) + Q_{0}(x)$$
 (10)

Signal Reliability of Combinational Circuits

signal reliability. Each of these basic gates is a monotone gate whose logical operation can be described Most combinational circuits are constructed out of basic gates like AND, OR, NAND, NOR and NOT. We will derive now, for all these kinds of basic gates, a input combination. The Boolean equation to gate can easily be derived from the vactor in the following way: by a binary vector. 4 single ple, a three-input NOR gate is described by the ver (0001) since the gate output equals 1 only for the combination for which the output equals eta.output line. This gate is described by the vector $(\alpha_1, \alpha_2, \dots, \alpha_n, \beta)$, where $\alpha_1, \alpha_2, \dots, \alpha_n$ is the only input input lines of a monotone gate, and let Y denote the (1000) since the gate output equals 1 only for the combination (000) and equals 0 for any other set of equations for calculating the output reliability. Each of these basic gates is The Boolean equation of a Let X₁, X₂,..., X is described by corresponding n denote the the For examvector monotone vector

where x1 equation derived $= x \text{ and } x^0$ from A the ×I vector For example, (1000) the Boolean

$$y^1 = x_1^0 x_2^0 x_3^0 = \bar{x}_1 \bar{x}_2 \bar{x}_3 = \overline{(x_1 + x_2 + x_3)}$$

reliabilities and unreliabilities of are given in the following theorem: The equations for calculating the ā monotone gate

input signals $\mathbf{x}_1, \mathbf{x}_2, \dots, \mathbf{x}_n$ are independent, Theorem 3.1: The output signal reliabilities of an n-input monotone gate, by the following equations: The output signal reliabilities are given

$$R_{\beta}(X) = \prod_{i=1}^{n} R_{\alpha_{\underline{i}}}(X_{\underline{i}}) \tag{11}$$

$$Q_{\beta}(Y) = \prod_{i=1}^{n} [Q_{\alpha_{i}}(X_{i}) + R_{\alpha_{i}}(X_{i})] - R_{\beta}(Y)$$
 (12)

$$Q_{\hat{\beta}}(Y) = \prod_{i=1}^{n} [Q_{\alpha_{i}}^{-}(X_{i}) + R_{\alpha_{i}}(X_{i})] - R_{\beta}(Y)$$
 (13)

$$R_{\beta}(Y) = 1 - \left[R_{\beta}(Y) + Q_{\beta}(Y) + Q_{\overline{\beta}}(Y)\right] \tag{14}$$

gate. $\alpha_1 \alpha_2 \dots \alpha_n$ is the binary vector describing this

Proof: According to our model the gate is fault free

$$R_{\beta}(Y) = Pr\{Y \text{ is correctly a } \beta\}$$

$$= Pr\{Each X_i \text{ is correctly an } \alpha_i\}$$

The input signals are independent, hence

ż

=
$$\prod_{i=1}^{n} \Pr\{x_i \text{ is correctly an } \alpha_i\} = \prod_{i=1}^{n} \prod_{\alpha_i} (x_i)$$

To prove equation (12) note that:

$$R_{\beta}(x) + Q_{\beta}(x) = Pr\{x \text{ is correctly or incorrectly an } Q_{\beta}\}$$

$$= Pr\{Each x_{i} \text{ is correctly or incorrectly an } Q_{i}\}$$

independence between the input signals results in:

$$= \prod_{i=1}^{n} [R_{\alpha_{i}}(x_{i}) + Q_{\alpha_{i}}(x_{i})]$$

and equation (12) follows

a similar manner we prove equation (13):

$$R_{\beta}(Y) + Q_{\overline{\beta}}(Y) = Pr(Y \text{ is correctly a } \overline{\beta})$$
or incorrectly a $\overline{\beta}$

ļI $Pr\{y \text{ is correctly a } \beta \text{ or should be}$ a β}

11 Pr[Each X; is correctly ۳. 9 should Ř an α_i)

$$\prod_{i=1}^{n} \left[R_{\alpha_{i}}(\mathbf{x}_{i}) + Q_{\alpha_{i}}^{-}(\mathbf{x}_{i}) \right]$$

Since $R_{\beta}(Y) + R_{\overline{\beta}}(Y) + Q_{\beta}(Y) + Q_{\overline{\beta}}(Y) =$ follows ۳ equation (14)

gate shown in Fig. 1, assuming lines X and Y are independent. the final results culating the output Example: that all possible faults We employ now equations (11)-(14) for calthe output signal reliability of the NAND in Fig. 1, assuming that the primary input to those obtained in are equally likely, In order [1], we to compare

o 11 N In for all three lines in the circuit

primary input lines (8)
in the following: Substituting the signal reliabilities of into equations (4)-(7) results

$$R_1(X^*) = P_X^* (1-\frac{5}{2})$$
 $Q_1(X^*) = (1-P_X)^* \frac{5}{2}$

$$R_0(X^*) = (1-p_X)(1-\frac{s}{2})$$
 $Q_0(X^*) = p_X \cdot \frac{s}{2}$

Similar results are obtained for Y^* . these values into equations (11)-(14) Substituting yields:

$$R_{0}(z) = R_{1}(x^{*}) R_{1}(y^{*}) = P_{X} P_{Y} (1-\frac{s}{2})$$

$$\begin{split} \mathbf{R}_0(\mathbf{Z}) &= \mathbf{R}_1(\mathbf{X}^*) \ \mathbf{R}_1(\mathbf{Y}^*) = \mathbf{p}_{\mathbf{X}} \ \mathbf{p}_{\mathbf{Y}} \ (1-\frac{s}{2})^2 \\ & Q_0(\mathbf{Z}) = \mathbf{Q}_1(\mathbf{X}^*) \ \mathbf{R}_1(\mathbf{Y}^*) + \mathbf{Q}_1(\mathbf{X}^*) \ \mathbf{Q}_1(\mathbf{Y}^*) + \mathbf{R}_1(\mathbf{X}^*) \ \mathbf{Q}_1(\mathbf{Y}^*) \\ &= \frac{1}{4} \ \mathbf{s}^2 + (\mathbf{p}_{\mathbf{X}} + \mathbf{p}_{\mathbf{Y}}) \ \frac{s}{2} \ (1-s) + \mathbf{p}_{\mathbf{X}} \ \mathbf{p}_{\mathbf{Y}} \ (\frac{3}{4} \ \mathbf{s}^2 - \mathbf{s}) \\ & Q_1(\mathbf{Z}) = \mathbf{Q}_0(\mathbf{X}^*) \ \mathbf{R}_1(\mathbf{Y}^*) + \mathbf{Q}_0(\mathbf{X}^*) \ \mathbf{Q}_0(\mathbf{Y}^*) + \mathbf{R}_1(\mathbf{X}^*) \ \mathbf{Q}_0(\mathbf{Y}^*) \\ &= \mathbf{p}_{\mathbf{X}} \ \mathbf{p}_{\mathbf{Y}} \ (\mathbf{s} - \frac{1}{4} \ \mathbf{s}^2) \end{split}$$

$$R_{L}(Z) = R_{O}(X^{*}) + R_{O}(Y^{*}) - R_{O}(X^{*}) R_{O}(Y^{*})$$

This simpler equation is derived by adding equations value of $R(2^*) = R_0(2^*) + R_1(2^*)$ has to be equation can be used in this example where only the $\mathrm{R}_{1}\left(\mathrm{Z}^{*}\right),\ \mathrm{R}_{0}\left(\mathrm{Z}^{*}\right),\ \mathrm{Q}_{1}\left(\mathrm{Z}^{*}\right)$ and $\mathrm{Q}_{0}\left(\mathrm{Z}^{*}\right).$ However, a simpler Equations (4)-(7) may be employed now to calculate (5), and substituting q_0 , = q₁ = s/2: calculated.

$$R(Z^*) = \frac{s}{2} + (1-s) R(Z)$$

Using this equation we obtain

$$(2^*) = (1 - \frac{5}{2} - \frac{5}{4} + \frac{5}{4}) + (p_X + p_Y) (s^2 - \frac{5}{2} - \frac{5}{2})$$

$$+ p_X p_Y (\frac{5}{2} - \frac{5}{2})$$
(1)

If all input combinations are equally likely, 1/2, and then

$$\Re(2^*/p_X = p_Y = 1/2) = 1 - s + \frac{5}{8}s^2 - \frac{1}{8}s^3$$

This is identical to the result obtained by Ogus.

X = 1(0). by substituting $p_X = 1(0)$ for any input line satisfying reliability can be = $1 - s/2 - s^2/4 + s^3/4$. It can easily be verthat $R(Z^*/p_X = p_Y = 1/2)$ is the average of the different input combinations. Using equation (15) for R(Z*), different values For example, if XY = 00, then $R(Z^*/P_X =$ calculated for any input combination for $R(Z^*)$, corresponding to the the output signal veriγq

general combinational circuits is the existence of where the input signals to each gate are independent. The main problem in extending these equations to reliability calculations Equations (11)-(14) can be employed for signal bility calculations in any fan-out-free circui circuit

> signal probabilities was studied by Parker and McClusreconverging fan-out lines causing dependencies between gate input signals. A similar problem concerning case where the signals are independent w They presented the following equations for the

$$Pr\{\bar{A}=1\} = 1 - Pr\{A=1\}$$
 (16)


$$Pr\{AB=1\} = Pr\{A=1\} \cdot Pr\{B=1\}$$
 (17)

$$Pr\{A+B=1\} = Pr\{A=1\} + Pr\{B=1\} - Pr\{A=1\} \cdot Pr\{B=1\}$$
 (18)

suppressing the resulting exponents of the signal probabilities. This is illustrated in the following example: probabilities. It was suggi suggested in [3] that these equations can be case where the signals are dependent by

input lines, of which x_2 is a reconverging fan-out Example: The circuit shown in Fig. 2 has three primary

circuit in two different ways: First, by taking into account the dependency between the input signals V and W to the last AND gate, and second, by using equations We will compute line causing dependency between the signals V and W. (16)-(18) and suppresing exponents. the output signal probability of this



'n ₹ Example circuit

The primary input lines are independent, therefore:

$$pr\{v=1\} = pr\{x_1=1\} \cdot pr\{x_2=1\} = p_X \cdot p_X$$

$$pr\{w=1\} = pr\{x_2 + x_3 = 1\} = p_X_2 + p_X_3 - p_X_2 \cdot p_X_3$$

Using the definition of signal probability, we obtain:

$$pr\{y=1\} = pr\{yw=1\} = pr\{x_1x_2(x_2+x_3)=1\}$$
$$= pr\{x_1x_2=1\} = p_x \cdot p_x$$

If we use equation (17) we obtain:

$$Pr\{Y=1\} = Pr\{VW=1\} = Pr\{V=1\} \cdot Pr\{W=1\}$$

Substitution yields:

$$= p_{X_{1}}^{p_{X}} p_{X_{2}}^{(p_{X} + p_{X_{3}} - p_{X_{2}}^{p_{X_{3}}})}$$

$$= p_{X_{1}}^{p_{X_{2}}} + p_{X_{1}}^{p_{X_{2}} p_{X_{3}}^{p_{X_{3}} - p_{X_{1}}^{p_{X_{2}}} p_{X_{3}}^{p_{X_{3}}}$$

Suppressing the exponents of × (the signal proba-

bility of the reconverging fan-out line) results in:

$$Pr\{Y=1\} = P_{X_1} \cdot P_{X_2}$$

¥ e shall now state formally the above

computed by using equations () Theorem 3.2: The output signal probability of a monose input signals are dependent can be sing equations (16)-(18) and suppressing

the resulting exponents of the fan-out signal's probabilities.

Omitted for the sake of brevity

In the following theorem we show that the principle of exponent suppression can be used in signal reliability calculations as well. the prin-

signal's reliabilities and unreliabilities. unreliabilities of a monotone gate whose input signals are dependent can be calculated using equations (11)-(14) and suppressing the exponents of the fan-out Theorem 3.3: The unreliabilities of The output signal reliabilities and

with output signal H satisfying: every circuit with output signal Z a new circuit Using the method suggested by Ogus we can form

 $Pr\{H=1\} = Pr\{Z \text{ is correctly a } 1\} = R_1$ (2)


 $Pr\{H=1\} = R_0(Z) \text{ or } Pr\{H=1\} = Q_1(Z) \text{ or } Pr\{H=1\} = Q_0(Z).$

In a similar way we can form circuits satisfying

According to Theorem 3.2, the probability Pr(H=1) can be calculated using the principle of exponent suppression. Consequently, this principle can be employed in signal reliability and unreliability calcualtions as

national circuits. culation following two examples illustrate of signal reliabilities of general the cal-

Fig.3. The ... $N_1 = X_1 \overline{X}_2 + X_1 X_2 X_3.$ $Y_1 = X_2 \overline{X}_3 + X_3 \overline{X}_3 + X_4 \overline{X}_4 \overline{X}_3 = X_4 \overline{X}_4 \overline{X}_5 = X_5 \overline{X}_5 =$ P(x2=1) output signal reliabilities of these two can be realized in two different ways, realization $N_2 = (X_1)$ Example: are equally likely. The results are plotted in Fig. 4 as a function of the fault probability s. i.e., $q_0=q_1=s/2$ for all lines, and that $P\{x_1=1\}$ computed using an APL program. assumed that all possible faults are = P{X₃=1} = The Boolean function $f(X_1, X_2, X_3) = \Sigma(0,1,7)$ first is 0.5, i.e., + x̄₂) (x̄₁ The second a sum-of-products realization $_{L}$ + $_{X_{2}}$) (\bar{x}_{1} all input combinations is a product-of-sums In these computations + ×₃), as shown in equally likely, circuits were






Fig. ď realizations of the function

$$f(x_1, x_2, x_3) = \Sigma(0, 1, 7)$$




Fig. -The signal reliabilities of the circuits Fig. 3.

The main conclusion is that the bility of a circuit depends upon yielding the maximal output several possible realizations and choose Hence, bility of a for 0.145 < s < 1.0. larger number of gates number of possible faults, is not necessarily lesserilable, e.g., in the example the circuit ${
m N}_2$ has number of number of Another Several conclusions can be drawn from this for a conclusion is of gates and L given Boolean function, we can compare lines and, consequently, a larger that a circuit having a and lines, however $R(N_2) > R(N_1)$ signal upon its output signal reliareliability. structure. the one less larger example.

culations is to evaluate the increase or decrease in reliability caused by using TMR configurations, as shown in the following example. application of signal reliability cal-

Example: A binary Full-Adder is realized in a configuration as shown in Fig. 5. We assume the multiple stuck-at-type faults may occur in the the FA modules lines of the voter as well as in A binary Full-Adder is realized in a TMR the internal We assume that lines internal




Fig. ۱۳ Þ TMR configuration of a Full-Adder.

binations are equally likely. The results are plotted in Fig. 6 as a function of the fault probability s. and C were computed assuming that the probabilities of all possible faults are equal and that all input com-The signal reliabilities of the lines A_1 , C_1 , A

is that if s > 0.165, the usage of a TWR configuration will decrease the signal reliability of both output lines instead of increasing them. However, for s < 0.11, the signal reliabilities of the sum and carrysignals are increased by using a TMR configuration interesting conclusion from this example




Fig. 6: The signal reliabilities of the TMR configuration in Fig. 5.

IV. Signal Reliability of Sequential Circuits

In this section we generalize the previous method for evaluating signal reliabilities to sequential circuits. To simplify notation, we assume that we are given a synchronous sequential circuit, shown in Fig. 7 with a single-input line X and a single-output line Z.




Fig. 7: A sequential circuit.

The circuit contains m flip-flops with excitation input lines E_1 , E_2 ,..., E_m and output lines Y_1 , Y_2 ,..., Y_m , respectively.

Let $\chi^{(1)}$ and $Z^{(1)}$ denote the input and output signals of the circuit at time t_i , respectively. Let $E_1^{(1)}$,..., $E_m^{(1)}$ and $\chi_1^{(1)}$,..., $\chi_m^{(1)}$ denote the input and output signals of the flip-flops at time t_i , respectively.

We wish to evaluate the signal reliabilities of $z^{(i)}$ for $i=1,2,\ldots,k$, where k is the length of the applied input sequence. Since $z^{(i)}$ is an output signal of a combinational circuit, we can employ equations (11)-(14) for calculating the signal relia-

bility of $z^{(i)}$ (and $E_1^{(i)}$,..., $E_m^{(i)}$ as well) if we are given the signal reliabilities of the current input $x^{(i)}$ and of $y_1^{(i)}$, $y_2^{(i)}$,..., $y_m^{(i)}$. The required signal reliabilities of $y_1^{(i)}$,..., $y_m^{(i)}$ will be calculated in a recursive way, i.e., we will derive equations for calculating these signal reliabilities using the signal reliabilities using the signal reliabilities of $y_1^{(i-1)}$, $y_m^{(i-1)}$ and $E_1^{(i-1)}$, $E_1^{(i-1)}$, $E_2^{(i-1)}$..., $E_2^{(i-1)}$

The exact form of the required equations depends upon the type of flip-flop used. In the following, we derive the appropriate equations for T flip-flops. The equations for other types of flip-flops may be derived in a similar way.

We derive now the equations for a single T flipflop, and to simplify notation let E(i-1) and χ (i-1) denote the input and output signals at time t_{i-1} , respectively. The next state χ (i) of the T-FF is given by the following equation:

$$\chi^{(i)} = \chi^{(i-1)} \oplus E^{(i-1)}$$

where θ represents the Exclusive OR operation; consequently, the following equations may also be employed for Exclusive OR gates. The O-signal reliability of $\chi^{\{1\}}$ is:

Since these four events are disjoint, we obtain:

$$R_{0}(Y^{(1)}) = R_{0}(Y^{(1-1)})R_{0}(E^{(1-1)}) + R_{1}(Y^{(1-1)})R_{1}(E^{(1-1)}) + Q_{0}(Y^{(1-1)})Q_{0}(E^{(1-1)}) + Q_{1}(Y^{(1-1)})Q_{1}(E^{(1-1)})$$
(20)

In a similar way we obtain:

$$R_{1}(Y^{(i)}) = R_{0}(Y^{(i-1)})R_{1}(E^{(i-1)}) + R_{1}(Y^{(i-1)})R_{0}(E^{(i-1)})$$

$$+ Q_{0}(Y^{(i-1)})Q_{1}(E^{(i-1)}) + Q_{1}(Y^{(i-1)})Q_{0}(E^{(i-1)})$$
(21)
$$Q_{0}(Y^{(i)}) = R_{0}(Y^{(i-1)})Q_{0}(E^{(i-1)}) + Q_{0}(Y^{(i-1)})R_{0}(E^{(i-1)})$$

$$+ R_{1}(Y^{(i-1)})Q_{1}(E^{(i-1)}) + Q_{1}(Y^{(i-1)})R_{1}(E^{(i-1)})$$
(22)
$$Q_{1}(Y^{(i)}) = R_{0}(Y^{(i-1)})Q_{1}(E^{(i-1)}) + Q_{1}(Y^{(i-1)})R_{0}(E^{(i-1)})$$

$$+ R_{1}(Y^{(i-1)})Q_{0}(E^{(i-1)}) + Q_{0}(Y^{(i-1)})R_{1}(E^{(i-1)})$$
(23)

Equations (20)-(23) can be used for calculating the signal reliability and unreliability of $y^{\{i\}}$ for $i=2,3,\ldots,k$ if the signal reliability and unreliability of the initial state $y^{\{1\}}$ of the FF are given. If these values are not given, different assumptions can be made regarding them. In the following we present three different situations in which the signal reliabilities of $y^{\{1\}}$ are not given, and we suggest appropriate values for each case.

In the first case, the initial state of the FF is unknown. An appropriate assumption for this case is the following:

$$R_0(Y^{(1)}) = R_1(Y^{(1)}) = 1/2$$

$$Q_0(Y^{(1)}) = Q_1(Y^{(1)}) = 0$$
(24)

In the second case, the initial state is known, but no information regarding the signal reliabilities is available. If the initial state of the FF is α (α =0,1), γ ⁽¹⁾ can be correctly an α or incorrectly an α , hence we assume:

$$R_{\alpha}(Y^{(1)}) = Q_{\overline{\alpha}}(Y^{(1)}) = 1/2$$

$$R_{\overline{\alpha}}(Y^{(1)}) = Q_{\alpha}(Y^{(1)}) = 0$$

In the third case, a clear signal is applied to the FF, thus the initial state is known and its signal reliability can be calculated. The results obtained for a T-FF with clear input C are:

$$\begin{split} R_{0}(Y^{(1)}) &= 1 - \frac{1}{2} q_{0_{C}} \qquad Q_{1}(Y^{(1)}) = \frac{1}{2} q_{0_{C}} \\ R_{1}(Y^{(1)}) &= Q_{0}(Y^{(1)}) = 0 \end{split}$$

 $R(Z^{(1)}).$ ing that a clear signal preceded every input sequence and that all possible faults are equally likely, i.e. signal reliability of $\mathbf{z}^{(1)}$ This sequential circuit has two primary input lines and contains a single T-FF with a clear input. The that there are input sequences for which $R(Z^{\{2\}})$ > results we can see that the output signal reliability function is not necessarily a decreasing function and of the results are summarized in Table I. were computed for all possible input sequences assum-= 0.05 for all the lines in the circuit. A serial binary adder is shown = $Z(t_1)$ and $Z^{(2)}$ in Fig. From these $= 2(t_2)$ i.e., 8 Some




Fig. 8: A Serial Adder.

TABLE 1: Output signal reliability of a serial adder

Input sequence Output signal	00 1	00	00	01
Output signal reliability	0,6571	0.5359	0.6571	0.6979
Input sequence	10	11	11	Ħ
Output signal reliability	0.7749	0,4784	0.6250	0.8399

V. Conclusions

A recursive procedure for calculating the output signal reliability of combinational and sequential circuits has been developed in this paper. This procedure requires the performing of very simple operations which are easily automated.

procedure presented in this paper simplifies computations involved and extends the usage of measure to sequential circuits. Moreover, the measure to sequential circuits. bilities of large circuits, which are constructed out of these standard modules, will be considerably resubcircuits and input signal reliabilities of standard modules (combinational or sequential), rather than simple establish appropriate equations relating the output of computation involved in evaluating signal reliaequations presented in this paper can be used to applications of the mentioned in [1] and [3], (gates or flip-flops). signal reliability measure. there are many Thus, the amount the basic The the this

These extensions and other possible applications of the signal reliability measure will be presented in a subsequent paper.

References

- [1] R.C. Ogus, "The Probability of a Correct Output from a Combinational Circuit," IEEE Trans. on Computers, Vol. C-24, pp. 534-544, May 1975.
- [2] K.P. Parker and E.J. McCluskey, "Analysis of Logic Circuits with Faults Using Input Signal Probabilities," IEEE Trans. on Computers, Vol. C-24, pp. 573-578, May 1975.
- [3] K.P. Parker and E.J. McCluskey, "Probabilistic Treatment of General Combinational Networks," IEEE Trans. on Computers, Vol. C-24, pp. 668-670, June 1975.
- [4] I. Koren and Z. Kohavi, "Sequential Fault Diagnosis in Combinational Networks," IEEE Trans. on Computers, Vol. C-26, April 1977.

Israel Koren is an Assistant Professor in the Electrical Engineering and Computer Science Department at the University of California, Santa Barbara. He received the B.Sc. (Cum laude), M.Sc. and D.Sc. degrees from the Technion - Israel Institute of Technology, Haifa, in 1967, 1970 and 1975, respectively, all in Electrical Engineering.

From 1968 to 1971, he was with the Computer Center, Israel Ministry of Defense. In 1972, he joined the Electrical Engineering Department at the Technion, where he became a lecturer in 1975. He was also a consultant to the computer industry involved in R&D projects, mainly computer industry involved in R&D projects, mainly computer interfacing and data communication terminals. His research interests include Switching Theory, Finite Automata, Fault-Tolerant Computing, Computer Architecture and related subjects Dr. Xoren is a member of IEEE.