

## Errata

Proceedings of the IEEE, Vol. 86, No. 9, September 1998, pp. 1819-1836

### Defect Tolerance in VLSI Circuits: Techniques and Yield Analysis

I. Koren, *fellow, IEEE* and Z. Koren

Department of Electrical and Computer Engineering  
University of Massachusetts, Amherst, MA 01003

Equations (34) and (35) on page 1825 should be corrected as shown below.

$$y_{M+k} = \left(1 + \frac{(M+k)\lambda}{N\alpha}\right)^{-\alpha} \quad (34)$$

and the yield of the chip is

$$Y_{chip} = \sum_{M=N-R}^N \sum_{k=0}^{N-M} (-1)^k \binom{N}{M} \binom{N-M}{k} \left(1 + \frac{(M+k)\lambda}{N\alpha}\right)^{-\alpha} \quad (35)$$