Reliability Analysis of a Highly-Integrated Multiprocessor System

Venkat K. R. Chiluvur

Electrical & Computer Engg Dept University of Massachusetts Amherst, MA 01003

Abstract

The relationship between the reliability of a multiprocessor system and the integration level of its components is analyzed. Failure rates are calculated and the
relationship between the die size, power dissipation,
terminal count and the thermal characteristics of the
package is discussed. An optimal level of integration
is proposed for a multiple-bus multiprocessor sytem.
IC yields are estimated at various integration levels
to compare the relative impact of integration levels
system reliability and yield.

1 Introduction

With the advancements made in VLSI technology during the last decade, very high level of integration is achieved in ICs. Chips with a million transistors are already in commercial production [18]. The trend in VLSI technology indicates that multiple processors, memory modules and other peripheral logic can be realized on a single chip. In other words, almost a complete multiprocessor computer system can be realized on a single chip. An experimental 250-MHz on-chip multiprocessor system consisting of four 32-bit processors and 32-Kbyte cache was designed by Hitachi [11].

Implementing more and more logic on a single chip offers many advantages in terms of performance, compactness, case of maintenance etc. Ideally, one would like to have the entire system on a single chip. This approach however, tends to make systems more expensive due to yield related problems, loss of general purposeness etc. Other important aspects are the problems associated with the thermal management, pin out requirements and reliability. In order to achieve higher integration levels these problems must be dealt with.

For many highly computing intensive applications nowadays, multiprocesor systems are preferred to super computers because of their better cost-performance ratio and expandability of the system. A typical multiprocessor system consists of several processors and memory modules connected by an interconnection network. This system can be realized using individual processor and memory chips or by integrating several processor and memory modules on a single chip. An example of a multiple-bus multiprocessor system is presented in Section 2 and the impact of integration on failure rates of the chips is analysed with reference to this system.

Israel Koren

Electrical & Computer Engg Dept University of Massachusetts Amherst, MA 01003

The failure rate of an IC is a function of chip parameters such as technology, integration level, i.e., the number of transistors/gates/memory cells, pin count, die size, packaging, heat dissipation and design/process maturity. Most of these parameters are related to one another. Heat dissipation is the major contributing factor to failures in chips and its relationship with failure rates is well established. Heat dissipation, in turn, is a function of technology, clock speed, packaging, die size and pin count. Failure rates of chips with different integration levels are calculated in Section 6 using the Military Handbook MIL-HDBK-217E [23]. The failure rate model and its parameters are discussed in Section 3.

During the last decade, the IC feature size has diminished from 5µm to submicron associated with multifold increase in circuit integration and power dissipation. As the state of art VLSI technology allows integration of millions of transitors on a single chip, heat fluxes have already reached the range of 10-30W/cm². It is expected to reach 70-100W/cm² in the near future [6]. These heat fluxes pose serious problems of thermal management and packaging techniques. The power dissipation problem is further aggravated by very high operating speeds of the high performance logic in the range of 50-100MHz. For reliable operation, heat must be removed from the chips so that the junction temperatures can be maintained below a specified limit beyond which the functionality of the chip increases by a factor of about two for every 10°C increase in junction temperatures. Therefore, suitable packaging and cooling techniques must be employed to improve the reliability of the chips and systems. The thermal characteristics of the VLSI chips and their impact on reliability are presented in Section 4. Since power dissipation is the major contributing factor for chip failures, accuracy of the power dissipation calculations. In Section 4, procedures for power dissipation calculations and associated problems are discussed.

As the level of integration goes up terminal count also increases for a chip. The shared multiple-bus architecture, proposed in Section 2, requires only a modest increase in pin count. As pin count increases, power dissipation and die size also increase. The effect of die size on thermal resistance, yield and packaging

clusions are presented in Section of these parameters on the system reliability, chip yield and packaging are analysed and an optimal level of instyles of the chip are presented in Section 5 In Section 6, various system configuration estimated for each system configuration. In Section 6, various system configurations of the multiprocessor system, proposed in Section 2, consisting of chips with different integration levels are analtegration with respect to reliability is proposed. Con-Die size, pin count and power dissipation are The impact

Multiprocessor system

tion. each containing a smaller number of processors, memories and buses. These chips are then interconnected through global buses. Thus, the buses in this multithrough global buses. bus architecture. Therefore, the pin out requirement is reduced components providing a high-speed local communicaprocessor system are partitioned into local and global mutiprocesor system is partitioned into several chips, approach are discussed in [8]. In this approach, with two or more processors and memory modules can be fabricated. The performance improvements of this wiring boards which are when VISI technology, chips tem. With the state-of-the-art VISI technology, chips processor and memory chips are assembled on printed wiring boards which are then assembled into a sysple buses. cessors and M memory modules connected by multimultiple-bus multiprocessor system contains ysis can be done for any multiprocessor system. of integration on reliability and yield. A multiple-bus multiprocessor system described be low is used as an example to illustrate the impact Since these buses are local to components within The local buses interconnect only the on-chip they need not be brought out of the In the conventional organization, individua This system is formally specified as Similar analthe impact Ħ chip ÞIO the

ules and K chips, where N = K.n and M = K.m. This system is referred to as a $(N \times M \times (B_g + K.B_l))$ system. The organization of the system is shown in sor system chips, each containing n processors, m memory modules and B_l local buses. B_g global buses connect these chips for global references [8] A multiple-bus multiprocessor system consists of K contains N processors, M memory mod-). The overall multiproces-

Reliability prediction

ing the initial stages of the system design. To predict the overall system reliability, failure rates of individ-ual components are calculated first. Then, the failure rates of the subsystems (board level) are calculated. components is the reliability handbook [23]. The reliability prediction procedure using this handbook is best data bases of the failure rates of various electronic counted for while calculating failure rates. One of the uation of systems has several advantages. It helps in briefly outlined below. in identifying the potential reliability problems durcomparing several Any redundancy provided Reliability prediction during design/feasibility evalcompeting designs/approaches and in the system should be ac-




Figure 1: Þ modular and highly-integrated multiple-bus with $B_l = B_g =$ B_g || |2

3.1 **HDBK-217** Reliability prediction using MIL-

ited information where as the parts stress method requires significant information in order to calculate the failure rates of the components. In this analysis, failure rates are calculated using the parts stress method method". The parts count method requires only two methods for calculating component level failure rates, the "parts stress method," and "parts count design phase of the electronic equipment. database for making reliability handbook provides ы predictions during the consistent. "parts count It provides

first time in the next version - 217F which is expected to be released by 1992 [25]. dating this document, priority is given to component types and styles most commonly used by the military. For example, though surface mount technology components (SMT) have been in the market for the past 7 - 8 years, their failure data will be included for the components/technologies in the failure data and life test data, typically it takes about 4 to 5 years to include the failute rate data of new Since failure rate parameters are obtained from field handbook. In up-

ory modules, parameters are calculated from the closhandbook, i.e., a single chip with processors and mem-RAMs are taken from this handbook. Since this document does not contain information on failure rate parameters of recent technologies/components, manufacturers' data is used to the extent possible to calculate various parameters of the model that is described Failure rate models of microprocessors and dynamic equivalent models given in the handbook For the component types not included in this

Failure rate model

The first mathematical model for IC failure rate derived from the Arrhanina and the control of t tors reflecting device technology, packaging, screen which includes several multiplicative adjustment facleases of MIL-HDBK-217. in MIL-HDBK-217A. This basic model was modified several times based on field data in subsequent The failure rate mode

ing/testing level, use environment, operating voltage process/design maturity etc., is given below.

$$\lambda_P = \Pi_Q \left(C_1 \Pi_T \Pi_V + C_2 \Pi_E \right) \Pi_L \quad Failures / 10^6 \text{ hours.}$$

where λ_P is the device failure rate in failures/ 10^6 hours, Π_Q is the screening/testing level factor, Π_T is the temperature acceleration factor, based on technology, Π_V is the voltage stress derating factor, Π_B is the application environment factor, C_1 is the circuit complexity factor based on bit count, C_2 is the package complexity factor and Π_L is the device learning (process/design maturity) factor.

3.3 Example failure rate calculations for a microprocessor

Failure rate calculations of Intel-80486, a 32 bit microprocessor are shown in this section to illustrate the various parameters of the model. Thermal specifications of this processor shown in Table I are taken from the Intel technical manual [13].

Table 1: Thermal specifications of Intel-80486 microprocessor

7	3
Parameter	Specification
power dissipation	5 Watts (absolute
at 25 MHz	maximum)
	2.5 Watts (typical)
Thermal resistance from	
- junction to case (θ_{JC})	1.5°C/Watt
- case to ambient (θ_{CA})	3.4°C/Watt (with
	heat sink and air flow
	of 1000 ft/min)

Based on the chip specifications and end-use environmental conditions, appropriate values are selected from the handbook for different parameters of the model given in equation 1. Individual parameter values and calculations are shown in Table 2. By substituting these values in equation 1, the failure rate (λ_P) of the 80486 microprocessor is estimated as 0.5178 failures/million hours.

4 Thermal aspects

Very high speed technologies coupled with high integration levels pose serious problems of thermal management and packaging techniques. Most of the high performance general purpose microprocessors consume power in the order of 2 to 8 Watts and most of it is converted to heat. Chips with 25 Watts maximum power rating are fabricated for air cooled environments [5]. Since failure rates of the chips increase by a factor of about two for every 10°C increase in junction temperature, suitable packaging and cooling techniques must be employed to improve the reliability of the devices/systems.

Table 2: Failure rate calculations of Intel-80486 Microprocessor

$\mathcal{C}_{\mathcal{C}}^{2}$		17° 17° 17° 17° 17° 17° 17° 17° 17° 17°	Pa
calculation $= 2.8 \times 10$ $= 0.063$			Parameter
ons: $0^{-4} (N_p)$ (Act	0.38 1.0	0.00 0.12 1.0	Value
$^{1.08}$ (lead ive pins(l	aircondit mature (no addit 32 bit m Vdd is 5	Specifications
$\begin{pmatrix} l_p \end{pmatrix} = 15$	ioned en	icroproce Volts	tions
carrier) 1)	vironmen [V proces	ssor	
	C_2 calculations: $C_2 = 2.8 \times 10^{-4} (N_p)^{1.08}$ (leadless chip carrier) $= 0.063$ (Active pins $(N_p) = 151$)	$\begin{array}{c cccc} \Pi_E & 0.38 & \text{airconditioned environment} \\ \Pi_L & 1.0 & \text{mature CHMOS-IV process} \\ \hline C_2 \text{ calculations:} \\ C_2 = 2.8 \times 10^{-4} \ (N_p)^{1.08} \ (\text{leadless chip carrier}) \\ = 0.063 & (\text{Active pins}(N_p) = 151) \\ \hline \end{array}$	Π_{C} 10.0 no additional screening G_1 10.1 32 bit microprocessor Π_{E} 0.38 airconditioned environment Π_{L} 1.0 mature CHMOS-IV process G_2 calculations: $G_2 = 2.8 \times 10^{-4} (N_p)^{1.08}$ (leadless chip carrier) $G_2 = 0.063$ (Active pins $G_2 = 0.063$ (Active pins $G_2 = 0.063$)

1.1 Thermal resistance

The size of the die, where heat is generated, is a very small fraction of the IC package from where heat is dissipated to the external environment. Due to variations in thermal characteristics of the package material and the die, thermal resistance exists between these two materials. Similarly, there is a thermal resistance between the case and external coolant, i.e., air. The total thermal resistance of a package is normally expressed as the sum of internal and external thermal resistance [1]. The internal thermal resistance from junction to case (θ_{JC}) is the characteristic of the package material and package type. The external thermal resistance from case to ambient (θ_{CA}) is dependent on the package style, cooling method employed on the chip (heat sinks) and in the system [27].

Chips perform satisfactorily upto a specified maximum temperature depending on the technology used.

Chips perform satisfactorily upto a specified maximum temperature depending on the technology used. For example, TTL plastic devices perform well upto a maximum junction temperature of 125° C. Therefore, the case temperature of a chip must be maintained such that junction temperatures do not exceed the maximum limit. Ambient temperature (T_A) limits can be calculated from the thermal resistance characteristics (θ_{JA}) using the equations given below.

$$\theta_{JA} = \theta_{JC} + \theta_{CA}$$

$$T_C = T_{Jmax} - \theta_{JC} * P_d$$

$$T_A = T_C - \theta_{CA} * P_d$$

$$T_A = T_{Jmax} - \theta_{JA} * P_d$$
(2)

where T_C is the case temperature, T_{Jmax} is the maximum junction temperature of the devices in the chip, and P_d is the power dissipation of the chip. Chip manufacturers specify case temperature limits for their devices so that junction temperatures do not exceed 70°-85°C.

Since θ_{CA} is dependent on cooling provisions made in the system, reliability of the devices can be improved by providing heat sinks and forced air cooling.

The effect of cooling on θ_{CA} for two different packages of the same chip [14] is shown in Figure 2.




Figure 2: Thermal resistance vs. air flow. Airflow - ft./min

proved by about three times. Further improvements in thermal resistance are possible by applying better cooling methods, i.e., liquid coolants [17]. 9^{0} C/Watt by providing the same amount of air flow. With the above changes in θ_{CA} , reliability can be improved by about three times. Further improvements for pin grid array(PGA) package by providing heat providing 800 ft/min airflow. θ_{CA} depends on the material and the style of the $pack(PQFP) \theta_{CA}$ is reduced from $17^{0}C/Watt$ to is reduced from 17°C/Watt to 7.1°C, It is reduced from 17°C/watt to 13°C/Watt For plastic quad /Watt

and failure rate of a chip is given in equations 1 and 2 Failure rates of a 32 bit microprocessor (Intel 80486) are calculated with different values of θ_{JA} . The results are shown in Figure 3. It is evident that the device reliability can be improved with innovative packaging and cooling techniques relationship between the thermal resistance alues of θ_{JA} . The results evident that the device

Thermal Resistance (θ_{JA})

Figure 3: Failure rate vs. Thermal resistance.

Power dissipation

gate for different technologies. Estimating the actual power dissipation in VLSI circuits is somewhat complicated due to the fact that actual power dissipation Power dissipation of VLSI devices vary over a wide nge. It varies from few microwatts to milliwatts per

> is application dependent. However, maximum power dissipation can be estimated from layout details. For example, power requirements of a CMOS inverter can be estimated using equation 3 given below

$$P_S = V_{dd}^2 f C_g (W_p L_p + W_n L_n)$$
 (3)

the p-channel, respectively, and W_n and L_n is the supply voltage, f is the frequency of switching, C_g is the average gate capacitance per unit area of the channel, W_p and L_p are the width and the length of width and the length of the n-channel, respectively. P_S is the power dissipation of the inverter, the

can be estimated.
is that there can sic inverter power dissipation, total power dissipation can be estimated. The disadvantage of this method function of operating voltage, operating/switching frequency, capacitive load and feature size. From this badissipation by measuring supply current (I_{cc}) method power requirement is overestimated by manystructures different from basic inverter. worst case conditions. of typical application environments are suggested [9] Device manufacturers calculate the maximum It is evident that the power dissipation of a chip have realistic power estimates, simulation can be many types of circuits, Also, in this having power ıs a

dissipation depends on vary within the chip of a particular technology. Power dissipation for different functional Power blocks

- Number of transistors used per gate/cell
- Capacitive loads to be driven
- Regularity of the structure.

allowing very dense memory chips [26]. Power dissipation of random logic is in between these two extremes. der of milliwatts where as memory cells consume very little power, i.e., in the order of a microwatt, thereby in Table Power dissipation values of these functional blocks (derived from [10, 12, 22]) are given for three technologies For example, I/O buffers dissipate power in the or-

allowed junction temperature is 125°C. sumed that each processor has 400000 transistors and the thermal characteristics of the package(PQFP) are the same as those shown in Figure 2. The maximum Memory devices have already reached the densities of 16 Mbits per chip [12, 22]. Relationship between Section 2 ture such as the multiple-bus architecture described in the calculations only processors are considered. Similar calculations can be done for any specific architecachieved for processors is shown in power dissipation and level of integration that dent both on the technology and the functional logic Due of integration that can be achieved is depento these variations in power dissipation, Figure 4. It is as-To simplify Can

Die size

have reached grow. Even though the VLSI manufacturing technologies As more and more logic is integrated on a submicron feature size, die sizes continue

H
a d
=
æ
ىب
-
Ž
ž
æ
H
а
Į,
S.
Ð
Ď,
Ş.
Qp
_
유
_ `
=
퓮
H
먑
믔
, ·
₽.
Ħ
_≘
Ξ.
B
ಯ
_
-
0
blo
bloc
blo

			cell
•	•	$0.1 - 2.0 \mu W$	DRAM memory
			power dissipation
10.4 - 15.6mW	10mW	$25\mu W/MHz/pF$	Output driver
			power dissipation
826 - 1430μW	$240 \mu \mathrm{W}$	$12\mu W/MHz$	Internal gate
ECL	GaAS-MESFET	CMOS	Parameter
	Technology		




Figure 4: Level of integration vs Power dissipation

chip, the input/output terminal requirement also goes up which further increases the die size. The escalation in die size has direct impact on yield, packaging and reliability.

5.1 Die size and thermal resistance

The thermal resistance of a chip, as explained in Section 4, depends on die size and package style. As die size grows, the heat flux is reduced resulting in lower thermal resistance θ_{JC} . For example, θ_{JC} is 28^{0} C/Watt for a dual in-line package (DIP) if the die size is smaller than $9.5 \ mm^{2}$. For the same package, θ_{JC} is less than 11^{0} C/Watt if the die size is larger than $10 \ mm^{2}$ [24]. As die size increases, an appropriate package style is selected based on heat fluxes and terminal count. Therefore, larger dies and packages have better thermal characteristics [4, 21]. However, the die size growth precipitates many assembly and reliability problems due to enhanced stresses and expansion coefficients may create problems such as die cracking, molded plastic package cracking etc.

5.2 Die size and yield

The most important aspect of die size is its close relationship with the yield of the chip in the fabrication lines. For chips larger than $2 cm^2$, probably yield is the limiting factor for the level of integration compared to reliability. Chip sizes of the high performance general purpose microprocessors had already crossed $2 cm^2$.

For example, the size of the Motorola 68040 chip, a 32 bit microprocessor, is 2.25 cm² [3]. In Section 6, the chip area is estimated for different integration levels for the multiple-bus architecture. The size of the chip varies from 1.2 cm² for a single processor-memory pair chip to 8.12 cm² for a 8 processor-memory pair chip. For chips of this size, the three parameter generalized negative binomial yield model given in equation 4 was found to be more accurate than other yield models [7, 19].

$$Y = Y_0 (1 + D_0 A/\alpha)^{-\alpha}$$
 (4)

where Y is the yield of the die, Y_0 is the gross yield factor, D_0 is the average number of defects per unit area, A is the area of the die and α is the clustering parameter.

of the larger chips can be improved above 30-40%. Chip sizes are bound to increase in future and thus, new methods and techniques are to be found to improve the yield 1.0 and $D_0 = 1.5$ for example, the yield is 22% for a chip with 2 processor-memory pairs (area of the chip is $2.19 \ cm^2$) and it drops to about 7% for a chip with 8 not be produced at competitive prices if the yields are well below 10%. It is a long way before yield of these ä defects/ cm^2 . The yield of the chips of the multiprocessor system with different integration levels is shown in Figure 5. Yield is estimated for values of α between 0.3 and 3.0, which represent highly clustered and miniproduct or process line defects/ cm^2 . The yield rate of 1.5 defects/cm² is not uncommon. defect/cm2. In chip fabrication lines, average defect erage number of defects per cm2 processor-memory pairs (area of the chip is 8.12 cm²). Even with the state-of-art VLSI technology, chips can are considered for $D_0(1.0$ and 1.5) and a fixed value mally clustered point defects, respectively. Even for a mature product and process line, the av- $Y_0(0.95)$. larger chips. For a product/process line Ħ can be as high as 5 to 10 (D_0) is more than 1 Two values with For a new

5.3 Terminal count and die size

The number of signal terminals (pins) to be provided on a chip depends on the type of logic, i.e., memories, random logic and gate arrays [15]. Memory chips need the least number of terminals per cell whereas gate arrays require the highest number of terminals per gate. The relationship, proposed by Rent [20], between the number of terminals and size of the




Figure <u>5</u> Number of Processor-Memory pairs in the chip Number of Processor-Memory pairs vs.

logic (number of logic gates) is given in equation 5.

$$N_P = K_P N_G^{K_R} \tag{5}$$

where N_P is the number of pins, K_P is a constant, the value of which depends on the ability to share signal lines, N_G is the number of gates in the logic and K_R is Rent's constant.

terminal count increases only marginally as the level of integration increases. In addition to signal pins multiple power and ground pins are provided in larger chips to minimize power surges. The number of power pins required on a chip depends on many parameters such as current requirements of the logic, number of output pends on the architecture of the interconnection network. If shared local and global buses are used, the assumed for power and ground pins. nity etc. lines that might operate simultaneously, noise immu-In multiprocessor systems, the terminal count de-In this analysis 40% of the signal pins are

Reliability analysis

limitations of present day fabrication and packaging technologies. As explained in Section 3, the failure rates of the chips increase beyond acceptable limits at these integration levels. Failure rates of the system with chips of different integration levels are given used in the system. For example, the chip count for a 32 processor-memory pair system will be reduced from 64 to 32 if chips with one processor and one memory module are used in the system and it will be further The multiple-bus multiprocessor system presented in Section 2 is used as an example to analyze the impact of integration on reliability of multiprocessor syssystem depends on the level of integration of the chips these integration levels can not be achieved due to sor system can be realized on a single chip. However, are used. In the extreme case, the entire multiprocesreduced to 16 if chips with 2 processor-memory pairs processor and memory modules. The chip count in the cessor and memory chips or with chips having several This system can be realized with individual pro-

6.1 the chips Integration level and failure rate of

values chosen for calculating the above parameters are shown Table 4 [2, 16, 18, 28]. rates of the chip, power dissipation, pin count and die size of the chip are calculated. These parameters for different configurations are shown in Table 5. for the Chips with different configurations are considered the reliability analysis. To estimate the failure

Table 4: Area and power dissipation specifications

				Yield	·····	
Area per signal pad	Area per memory cell	Area per transistor	Power dissipation per signal pad	Yield, Power dissipation per memory cell	Power dissipation per transistor	Parameter
$0.15~mm^2$	8 µm²	$200 \ \mu m^2$	10 mW	$0.1~\mu W$	$5 \mu W$	Value
						_

times, failures, chips with individual processor and memory elements are used. It increases marginally with 4 processor-memory pairs. Beyond this level of integration, the failure rate increases drastically. The failure rate of 2 processor-memory pairs, are used. This decrease is with respect to the failure rate of the system when overall system decreases marginally if chips, with up Failure rates are calculated for chips with different configurations of processor and memory modules using equation 1. Level of integration versus failure rates are shown in Figure 6. The failure rate of the the system i.e., from single processor-memory rate increases drastically. The failure rate of tem increases almost 5 times from 45 to 245 /million hours as integration level increases 8 for chips with differwith upto




Figure 6: Failure rate Number of processor-memory pairs on a chip Level of integration.

VS.

The improvement in reliability at 2 processormemory pairs is due to decrease in I/O pin count, i.e., pins are shared by elements. This improvement can not be sustained at higher levels of integration because of limitations of the heat dissipation capabilities of the IC packaging materials/technologies. reliability

Table 5:

Power dissipation and die size calculations

*Pro	Λ	VΙ	III	II		1		
Processor has 400000 transitors and memory is 256 Kbytes	8P + 8M	MP + dP	2P + 2M	1P + 1M	1 Memory	1 Processor*	Integration	Level of
000 trans	180	140	120	110	24	110	Signal	d
itors and	72	56	51	48	2	44	Power	Pin Count
memor	252	196	168	158	28	154	Total	
y is 256 Kbyt	19.5	10.24	5.62	3.31	0.45	3.1	dissipation (Watts)	Power
es	812	416	219	120	22	103	(mm^2)	Die Size

tor in improving the reliability of the chips. Innovative IC technologies and design styles can minimize the power dissipation so that higher integration levels are possible without any significant reduction in reliability. levels. Power dissipation is another major limiting facprovements can be achieved even at higher integration packages with lower thermal resistance, reliability imare considered. packages for only air cooled environments lered. With better packaging techniques, i.e.,

sive logic, e.g., with on chip memory, high system per-formance can be achieved with no or limited cache. Similar trade-offs may be possible with different ar-As the level of integration increases, overall system reliability improves due to reduction in interconnect hardware such as printed wiring boards, connectors and related input/output logic. Higher levels of inteand thereby minimizes peripheral logic overhead of the system. It is also possible to minimize certain expengration facilitates better utilization of peripheral logic

Conclusions

The level of integration in an IC has direct impact on its performance, reliability and yield. To find an optimum level of integration we need to look at all these three parameters. Yield and reliability of the multiple-bus multiprocessor system have been analysed in Sections 5 and 6, respectively. The performed principle, a higher level of integration gives a better performance. As the level of integration increases, processors have more of the memories that they need to access, found on the same chip, i.e., they rely more on local access which is faster than a global access. Consequently, more references are satisfied faster yielding higher processing power. mance of this system is analysed in detail in [8].

of the individual processor and memory modules, architecture of the interconnection network, circuit technology and the thermal characteristics of the package. At higher level of integration significant perfor-As illustrated in Section 6, the reliability of the system improves upto a certain level of integration and then decreases. The optimal level of integration for a multiprocessor system depends on the complexity/size marginal reliability improvements can

> cost of marginal decrease in reliability. Even higher performance is possible at a

chips. As illustrated in Section 5, the yield of a chip at integration levels higher than 4 processor-memory pairs per chip can be as low as 5%. This drastic reduction in yield can not be compensated by the savings due to reduction in interconnect and peripheral logic. Therefore, systems can be prohibitively expensive at very high integration levels and performance and redesign stage. improvement techniques need to be addressed at the to exploit the benefits of higher integration fully, yield higher integration levels is the yield of the individua liability improvements can not be justified. Currently, the major limiting factor in achieving In order

References

- M. Aghazadeh and B. Chip Carriers," IEEE Tran brids, Manufact. Technology, V pp. 347-352, December 1986. Study of Heatspreader Thermal Performance in 48 Lead Plastic DIP's and 68 Lead Plactic Leaded Chip Carriers," *IEEE Trans. Components, Hy-*Trans. Clare. Vol. Natarajan, Components, I. CHMT-9, No. "Parametric
- Σ R. L. Allmon et al., "CMOS Implementation of a 32b Computer," IEEE International Solid-State Circuits Conference, 1989, pp. 80-81.
- ت D. Anderson et al., "The 68040 32-b Monolithic Processor," IEEE Journal of Solid-State Circuits, Vol. 25, No. 5, pp. 1178-1189, October 1990.
- 至 A. Bar-cohen, "Thermal Management of Air- and Liquid-cooled Multichip Modules," IEEE Trans. Components, Hybrids, Manufact. Technol CHMT-10, No. 2, pp. 159-175, June 1987 Liquid-cooled Multichip Modules," IEEE In Components, Hybrids, Manufact. Technology,
- [5] B. D. Boschma et al., "A 30 M IEEE International Solid-State ence,1989, pp. 82-83 "A 30 MIPS VLSI CPU," Circuits Confer-
- <u>[6]</u> R. M. Burger et al., "The Impact of ICs on Computer Technology," IEEE J. Computer, pp. 88-95. October 1984.
- Ξ Yield Models ing," IEEE Tr Yield Models in Integrated Circuit Manufacturing, *IEEE Transactions on Semiconductor Manufacturing*, Vol. 3, No. 2, pp. 60-71, May 1990. Cunningham, "The Use and Evaluation of

- [8] S. Deshmukh and I. Koren, "A Modular and Highly- Integrated Multiple-bus Multiprocessor System," Tech. Rep. TR-90-CSE-17, ECE Dept., Univ. of Massachusetts, Amherst, 1990.
- [9] S. Devadas et al., "Estimation of Power Dissipation in CMOS Combinational Circuits," IEEE Custom Integrated Circuits Conference, pp. 19.7.1 - 19.7.6, 1990.
- [10] J. D. Giacomo, VLSI handbook, McGraw-Hill Publishing Company, NY, 1989.
- [11] M. Hanawa, T. Nishimukai, et al., "On-chip Multiple Superscalar Processors with Secondary Cache Memories," Proc. of ICCD, pp. 128-131, Oct. 1991.
- [12] H. L. Kalter et al., "An Experimental 50-nsec 16-Mbit DRAM with 10-nsec Data Rate," IEEE International Solid-State Circuits Conference, Digest of Technical Papers, paper FPM 14.4 February, 1990.
- [13] Intel i486 Microprocessor Hardware Reference Manual.
- [14] Intel 80960CA Embedded Processor Hardware Reference Manual.
- [15] B. C. Johnson, "High Performance Integrated Circuit Packaging," IEEE Custom Integrated Circuits Conference, pp. 23.1.1 - 23.1.6, 1988.
- [16] N. P. Jouppi, J. Y. F. Tang, and J. Dion, "A 20 MIPS Sustained 32b CMOS Microprocessor with 64b Data Bus," IEEE International Solid-State Circuits Conference, pp. 84-85, 1989.
- [17] T. Kishimoto and T. Ohsaki, "VLSI Packaging Technique using Liquid-cooled Channels," IEEE Trans. Components, Hybrids, Manufact. Technology, Vol. CHMT-9, No. 4, pp. 328-335, December 1986.
- [18] L. Kohn, and S. W. Fu, "A 1,000,000 Transistor Microprocessor," IEEE International Solid-State Circuits Conference, 1989, pp. 54-55.
- [19] I. Koren and C. H. Stapper "Yield Models for Defect Tolerant VLSI Circuits: A Review," Defect and Fault Tolerance in VLSI Systems, Vol. 1, I. Koren (ed.), pp. 1-21, Plenum, 1989.

- [20] B. S. Landman and R. L. Russo, "On a Pin versus Block Relationship for Partitions of Logic Graphs," *IEEE Trans. Computers*, Vol. C-20, pp. 1469-1479, 1971.
- [21] Y. C. Lee, H. T. Ghaffari, and J. M. Segelken, "Internal Thermal Resistance of a Multi-chip Packaging Design for VLSI based Systems," *IEEE Trans. Components, Hybrids, Manufact. Technology*, Vol. 12, No. 2, pp. 163-169, June 1989.
- [22] T. Mano, "Circuit Technologies for 16Mb DRAMs," IEEE International Solid-State Circuits Conference, 1987, pp. 22-23.
- [23] Military Handbook "Reliability Prediction of Electronic Equipment," MIL-HDBK-217E, 1986.
- [24] Notice of Change to MIL-HDBK-217E, Notice 1, 2 January 1990.
- [25] S. F. Morris, "Use and Application of MIL-HDBK-217," Solid State Technology, pp. 65-69, August 1990.
- [26] C. A. Neugebauer, and R. O. Carlson, "Comparison of Wafer Scale Integration with VLSI Packaging Approaches," IEEE Trans. Components, Hybrids, Manufact. Technology, Vol. CHMT-10, No. 2, pp. 184-189, June 1987.
- [27] W. E. Pence and J. P. Krusius, "The Fundamental Limits for Electronic Packaging and Systems," IEEE Trans. Components, Hybrids, Manufact. Technology, Vol. CHMT-10, No. 2, pp. 176-183, June 1987.
- [28] T. S. Perry, "Intel's Secret is Out," IEEE Spectrum, pp. 22-28, April 1989.