Greedy Partial Product Reduction

Number of Bits:


Enter Signal Delays

Half Adder
Ai to Si
Ai to Ci+1

Full Adder
Ai to Ci+1 Ci to Ci+1
Ci to Si Ai to Si