

L9 ECE 669

Page 1

(L9) Example

P_1, P_2 cache the same block.
Both simultaneously issue a WRITE
Complication? Assume Bus Upgr
transaction is available

Solution:

ECE 689

(L9) Page 2

